# TABLE OF CONTENTS

## REVISION HISTORY

# SPECIFICATIONS

Typical values at $T_A = 25°C$, $V_L = ±5$ V, and $V_S = ±5$ V, unless otherwise noted.

**Table 1.**

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
|---|---|---|---|---|---|
| RESOLUTION[1] | | | | 16 | Bits |
| DIGITAL INPUTS | | | | | |
| Input Voltage High, $V_{IH}$ | | | 2.4 | $+V_L$ | V |
| Input Voltage Low, $V_{IL}$ | | 0 | 0.8 | | V |
| Input Current High, $I_{IH}$[1] | $V_{IH} = +V_L$ | | | 1.0 | µA |
| Input Current Low, $I_{IL}$[1] | $V_{IL} = 0.4$ V | | | −10 | µA |
| Clock Input Frequency[1] | | 10 | | | MHz |
| ACCURACY | | | | | |
| Gain Error | | | ±2.0 | | % |
| Bipolar Zero Error | | | ±30 | | mV |
| Differential Linearity Error | | | ±0.001 | | % of FSR |
| Noise at Bipolar Zero | RMS, 20 Hz to 20 kHz | | 6 | | µV |
| TOTAL HARMONIC DISTORTION | 990.5 Hz | | | | |
| 0 dB | AD1856RZ-K | | 0.002 | 0.0025[1] | % |
| | AD1856RZ | | 0.002 | 0.008[1] | % |
| −20 dB | AD1856RZ-K | | 0.018 | 0.020[1] | % |
| | AD1856RZ | | 0.018 | 0.040[1] | % |
| −60 dB | AD1856RZ-K | | 1.8 | 2.0[1] | % |
| | AD1856RZ | | 1.8 | 4.0[1] | % |
| MONOTONICITY | | | 15 | | Bits |
| DRIFT | 0°C to 70°C | | | | |
| Total Drift | | | ±25 | | ppm of FSR/°C |
| Bipolar Zero Drift | | | ±4 | | ppm of FSR/°C |
| SETTLING TIME | To ±0.006% of FSR | | | | |
| Voltage Output | 6 V step | | 1.5 | | µs |
| | 1 LSB step | | 1.0 | | µs |
| Slew Rate | | | 9 | | V/µs |
| Current Output | 1 mA step, 10 Ω to 100 Ω load | | 350 | | ns |
| | 1 kΩ load | | 350 | | ns |
| WARM-UP TIME | | 1 | | | Minute |
| OUTPUT | | | | | |
| Voltage Output Configuration | | | | | |
| Bipolar Range | | | ±3 | | V |
| Output Current | | ±8 | | | mA |
| Output Impedance | | | 0.1 | | Ω |
| Short-Circuit Duration | | | Indefinite to ground | | |
| Current Output Configuration | | | | | |
| Bipolar Range (±30%) | | | ±1.0 | | mA |
| Output Impedance (±30%) | | | 1.7 | | kΩ |
| POWER SUPPLY | | | | | |
| Voltage, $+V_L$ and $+V_S$ | $+V_S ≥ +V_L$ for operation | 4.75 | 5 | 13.2 | V |
| Voltage, $−V_L$ and $−V_S$ | $−V_L ≥ −V_S$ for operation | −13.2 | −5 | −4.75 | V |
| Current, $+I$ | $+V_L$ and $+V_S = 5$ V, 10 MHz clock | | 10 | 15[1] | mA |
| | $+V_L$ and $+V_S = 12$ V, 10 MHz clock | | 12 | | mA |
| Current, $−I$ | $−V_L$ and $−V_S = −5$ V, 10 MHz clock | | −12 | −15[1] | mA |
| | $−V_L$ and $−V_S = −12$ V, 10 MHz clock | | −15 | | mA |

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
|---|---|---|---|---|---|
| POWER DISSIPATION | 10 MHz clock | | | | |
| | $\pm V_S$ and $\pm V_L = \pm 5$ V | | 110 | 150[1] | mW |
| | $\pm V_S$ and $\pm V_L = \pm 12$ V | | 135 | | mW |
| TEMPERATURE RANGE | | | | | |
| Specification | | 0 | | +70 | °C |
| Operational | | −25 | | +70 | °C |
| Storage | | −60 | | +100 | °C |

[1] Tested on all production units at final test.

# ABSOLUTE MAXIMUM RATINGS

**Table 2.**

| Parameter | Rating |
|---|---|
| +$V_L$ to DGND | 0 V to 13.2 V |
| +$V_S$ to AGND | 0 V to 13.2 V |
| −$V_L$ to DGND | −13.2 V to 0 V |
| −$V_S$ to AGND | −13.2 V to 0 V |
| Digital Inputs to DGND | −0.3 V to +$V_L$ |
| AGND to DGND | ±0.3 V |
| Short-Circuit Protection | Indefinite short to ground |
| Soldering, 10 sec | 300°C |
| Storage Temperature Range | −60°C to +100°C |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



*Figure 2. Pin Configuration*

**Table 3. Pin Function Descriptions**

| Pin No. | Mnemonic | Description |
| --- | --- | --- |
| 1 | −$V_S$ | Analog Power Supply, Negative |
| 2 | DGND | Digital Ground |
| 3 | +$V_L$ | Logic Power Supply, Positive |
| 4 | NC | No Connection |
| 5 | CLK | Data Clock Input |
| 6 | LE | Latch Enable Input |
| 7 | DATA | Serial Data Input |
| 8 | −$V_L$ | Logic Power Supply, Negative |
| 9 | $V_{OUT}$ | Voltage Output |
| 10 | $R_F$ | Feedback Resistor |
| 11 | SJ | Summing Junction |
| 12 | AGND | Analog Ground |
| 13 | $I_{OUT}$ | Current Output |
| 14 | MSB ADJ | MSB Adjustment Terminal |
| 15 | TRIM | MSB Trimming Potentiometer Terminal |
| 16 | +$V_S$ | Analog Power Supply, Positive |

# TERMINOLOGY

**Total Harmonic Distortion**

Total harmonic distortion (THD) is defined as the ratio of the square root of the sum of the squares of the harmonic values to the value of the fundamental input frequency. THD is expressed in percent (%) or decibels (dB).

THD is a measure of the magnitude and distribution of linearity error and differential linearity error. The distribution of these errors may be different, depending on the amplitude of the output signal. Therefore, to be most useful, THD should be specified for both large and small signal amplitudes.

**Settling Time**

Settling time is the time required for the output to reach and remain within a specified error band about its final value, measured from the digital input transition. Settling time is the primary measure of dynamic performance.

**Dynamic Range**

The dynamic range specification indicates the ratio of the smallest signal that the converter can resolve to the largest signal it is able to produce. As a ratio, it is usually expressed in decibels (dB).

The theoretical dynamic range of an n-bit converter is approximately $(6 \times n)$ dB. In the case of the 16-bit AD1856, that is 96 dB. The actual dynamic range of a converter is less than the theoretical value due to limitations imposed by noise, quantization error, and other errors.

**Bipolar Zero Error**

Bipolar zero error is the deviation in the actual analog output from the ideal output (0 V) when the twos complement input code representing half scale (all 0s) is loaded into the input register.

**Differential Linearity Error**

Differential linearity error is the measure of the variation in analog value, normalized to full scale, associated with a 1 LSB change in the digital input. Monotonic behavior requires that the differential linearity error not exceed 1 LSB in the negative direction.

**Monotonicity**

A digital-to-analog converter is monotonic if the output either increases or remains constant as the digital input increases.

# THEORY OF OPERATION

The AD1856 is a complete, monolithic, 16-bit PCM audio DAC. No additional external components are required for operation. As shown in the block diagram in Figure 1, each chip contains a voltage reference, an output amplifier, a 16-bit DAC, a 16-bit input latch, and a 16-bit serial-to-parallel input register.

The voltage reference consists of a band gap circuit and buffer amplifier. This circuitry produces an output voltage that is stable over time and temperature changes.

The 16-bit digital-to-analog converter uses a combination of a segmented decoder and R-2R architectures to achieve consistent linearity and differential linearity.

The resistors that form the ladder structure are fabricated with silicon-chromium thin film. Laser trimming of these resistors further reduces linearity error, resulting in low output distortion.

The output amplifier uses both MOS and bipolar devices to produce low offset, high slew rate, and optimum settling time. When combined with the on-board feedback resistor, the output op amp can convert the output current of the AD1856 to a voltage output.

# ANALOG CIRCUIT CONSIDERATIONS

## GROUNDING RECOMMENDATIONS

The AD1856 has two ground pins, designated analog and digital ground (AGND and DGND). The analog ground pin is the high quality ground reference point for the analog portion of the device. The digital ground pin returns ground current from the digital logic portions of the AD1856 circuitry. Both pins should be connected directly to a single solid ground plane, and the components should be placed around the AD1856 so that analog and digital return currents do not cross each other. A single solid ground plane with good parts placement and trace routing yields the quietest design with the best signal integrity and EMI/EMC specifications.

## POWER SUPPLIES AND DECOUPLING

The AD1856 has four power supply input pins. $+V_S$ and $-V_S$ provide the supply voltages to operate the linear portions of the DAC, including the voltage reference, output amplifier, and control amplifier. The $+V_S$ and $-V_S$ supplies are designed to operate from ±5 V to ±12 V.

The $+V_L$ and $-V_L$ pins supply power to the digital portions of the chip, including the input shift register and the input latching circuitry. The $+V_L$ and $-V_L$ supplies are also designed to operate from ±5 V to ±12 V, subject only to the limitation that $+V_L$ cannot be more positive than $+V_S$, and $-V_L$ cannot be more negative than $-V_S$.

Decoupling capacitors should be used on all power supply pins. Furthermore, good engineering practice suggests that these capacitors be placed as close as possible to the package pins. The decoupling for both the bipolar logic supply, $±V_L$, and the bipolar analog supply, $±V_S$, should be returned to the closest ground pins.

The use of four separate power supplies reduces feedthrough from the digital portion of the system to the linear portions of the system, thus contributing to good performance. However, four separate voltage supplies are not necessary for good circuit performance. For example, Figure 3 illustrates a system where only a single positive and a single negative supply are available.



Figure 3. Alternate Recommended Schematic

Given that these two supplies are within the range of ±5 V to ±12 V, they can be used to power the AD1856. In this case, the positive logic and positive analog supplies can both be connected to the single positive supply. The negative logic and negative analog supplies can both be connected to the single negative supply. Performance benefits from a measure of isolation between the supplies, introduced by using simple low-pass filters in the individual power supply leads.

As with most linear circuits, changes in the power supplies affect the output of the DAC. Analog Devices recommends that well-regulated power supplies with less than 1% ripple be incorporated into the design of any system using these devices.

## TOTAL HARMONIC DISTORTION

The THD figure of an audio DAC represents the amount of undesirable signal produced during reconstruction and play-back of an audio waveform. The THD specification, therefore, provides a direct method for classifying and choosing an audio DAC for a desired level of performance.

Analog Devices tests and grades all AD1856 devices on the basis of THD performance. A block diagram of the test setup is shown in Figure 4. In this test setup, a digital data stream, representing a 0 dB, −20 dB, or −60 dB sine wave, is sent to the device under test. The frequency of this waveform is 990.5 Hz. Input data is sent to the AD1856 at a 4× $f_S$ rate (176.4 kHz). The AD1856 under test produces an analog output signal with the on-board op amp.



Figure 4. Block Diagram of Distortion Test Circuit

The automatic test equipment digitizes 4096 samples of the output test waveform, incorporating 23 complete cycles of the sine wave. A 4096-point FFT is performed on the results of the test. Based on the first nine harmonics of the fundamental 990.5 Hz output wave, the total harmonic distortion of the device is calculated. Neither a deglitcher nor an MSB trim is used during the THD test.

The circuit design, layout, and manufacturing techniques used in the production of the AD1856 result in excellent THD performance. Figure 5 shows the typical unadjusted THD performance of the AD1856 for various amplitudes of a 1 kHz output signal. As shown in Figure 5, the AD1856 offers excellent performance, even at amplitudes as low as −60 dB. Figure 6 shows the typical THD vs. frequency performance.



Figure 5. Typical Unadjusted THD vs. Amplitude



Figure 6. Typical THD vs. Frequency

## OPTIONAL MSB ADJUSTMENT

Use of an optional adjustment circuit allows residual differential linearity errors around midscale to be eliminated. These errors are especially important when low amplitude signals are being reproduced. In these cases, as the signal amplitude decreases, the ratio of the midscale differential linearity error to the signal amplitude increases and THD increases.

Therefore, for best performance at low output levels, the optional MSB adjustment circuitry shown in Figure 7 can be used. This circuit allows the differential linearity error at midscale to be zeroed out. However, no adjustments are required to meet data sheet specifications.



Figure 7. Optional MSB Adjustment Circuit

# DIGITAL CIRCUIT CONSIDERATIONS

## INPUT DATA

Data is transmitted to the AD1856 in a bit stream composed of 16-bit words with a serial, MSB first format. Three signals must be present to achieve proper operation: the data, clock, and latch enable signals. Input data bits are clocked into the input register on the rising edge of the clock signal. The LSB is clocked in on the 16th clock pulse. When all data bits are loaded, a low-going latch enable pulse updates the DAC input. Figure 8 illustrates the general signal requirements for data transfer for the AD1856.



*Figure 8. Signal Requirements of the AD1856*

Figure 9 provides the specific timing requirements that must be met for the data transfer to be accomplished properly.

The input pins of the AD1856 are both TTL and 5 V CMOS compatible, independent of the power supply voltages used.

The input requirements illustrated in Figure 8 and Figure 9 are compatible with the data outputs provided by popular DSP filter chips used in digital audio playback systems. The AD1856 input clock can run at a 10 MHz rate. This clock rate allows data transfer rates for 2×, 4×, or 8× oversampling reconstruction. The Applications of the AD1856 PCM Audio DAC section provides additional guidelines for using the AD1856 with various DSP filter chips.



*Figure 9. Timing Relationships of Input Signals*

# APPLICATIONS OF THE AD1856 PCM AUDIO DAC

The AD1856 is a versatile digital-to-analog converter designed for applications in consumer digital audio equipment. Portable, car, and home compact disc players, digital audio amplifiers, and DAT systems can all use the AD1856. Popular circuit architectures in these systems include stereo playback sections featuring one DAC per system, one DAC per audio channel (left/right), or even multiple DACs per channel. Furthermore, these architectures use different output reconstruction rates to accomplish these functions, including reproduction at the sample rate ($1 \times f_S$), at twice the sample rate ($2 \times f_S$), at four times the sample rate ($4 \times f_S$), and even at eight times the sample rate ($8 \times f_S$). For CD applications, $f_S$ is 44.1 kHz; for DAT applications, $f_S$ is 48 kHz.

## ONE DAC PER SYSTEM

Figure 10 shows a circuit using one AD1856 per system to reproduce both stereo channels of a typical first-generation digital audio system. The input data is fed to the AD1856 in a format that alternates between left channel data and right channel data. The output of the AD1856 is switched between the left channel and right channel output sample-and-hold amplifiers (SHAs). The SHAs demultiplex and deglitch the output of the AD1856. The timing diagram for the control signals for this circuit is shown in Figure 11.



*Figure 10. AD1856 in a One DAC per System Architecture*



*Figure 11. Control Signals for One DAC Circuit*

The architecture illustrated in Figure 10 is suitable for low-end home or portable systems. However, its usefulness in mid-quality or high-quality digital audio reproduction is limited by the phase delay that is introduced in the multiplexed output. This phase delay is due to the fact that the information contained in the input bit stream represents left and right channel audio sampled simultaneously but reconstructed alternately. One solution to this problem is to incorporate a third, noninverting SHA to delay the output of one channel so that it can catch up to the other channel. This solution eliminates the phase shift by restoring simultaneous reproduction. This solution is illustrated in Figure 12.



*Figure 12. Third SHA Eliminates Phase Delay*

## ONE DAC PER CHANNEL

Another approach used to eliminate phase delay between left and right channels uses one DAC per channel. In this architecture, the input data bit streams for the left channel and the right channel are simultaneously sent and latched into each DAC. This second-generation approach, shown in Figure 13, is suitable for higher performance digital audio playback units.



*Figure 13. One DAC per Channel Architecture*

## TWO DACs PER CHANNEL (FOUR-DAC SYSTEM)

Another architecture uses two DACs per channel. In this scheme, shown in Figure 14, each DAC reproduces one half of the output waveform. The advantage obtained is that midscale differential linearity error no longer affects the zero-crossing points of the waveforms. These effects are shifted to the points where the output waveform crosses ±3/4 full scale. The result is that THD performance for low amplitude signals is greatly improved. Not shown in Figure 14 is a VLSI circuit, which is required to separate the incoming data into the appropriate form required by each DAC.



Figure 14. Two DACs per Channel Eliminate Midscale Distortion from the Zero-Crossing Points

# DIGITAL FILTERING AND OVERSAMPLING

Oversampling is a term that refers to playback techniques in which the reconstruction frequency used is an integral (2 or more) multiple of the original quantized data rate. For example, in compact disc stereo digital audio playback units, the original quantized data sample rate is 44.1 kHz. Popular oversampling rates are 2× $f_S$ or 4× $f_S$, yielding reconstruction rates of 88.2 kHz and 176.4 kHz, respectively.

Oversampling is used to ease the performance constraints of the low-pass filters that usually follow the reconstruction DAC. In any signal reconstructed from sampled data, undesired frequency components are introduced in the output spectrum; these components are centered at the reconstruction frequency.

When a 44.1 kHz reconstruction frequency is used, the actual frequency band of interest is 20 Hz to 20 kHz. However, a band of undesired image frequency components extends from approximately 24 kHz to 44.1 kHz; there is additional undesired component energy between 44.1 kHz and 64 kHz. These undesired components must be removed with a low-pass filter of very high order. First-generation digital audio systems often use low-pass filters of 9, 11, and even 13 poles. Linear implementations of these filters are expensive, difficult to manufacture, and can produce distortion due to varying group delay characteristics.

When a 2× reconstruction frequency (88.2 kHz) is used, the lowest undesired frequency components extend down to approximately 68 kHz. A 4× rate (176.4 kHz) has undesired components extending down to approximately 156 kHz. The filter response required to remove these frequency components can be less steep. This means that a lower order filter can be used, resulting in less distortion at lower cost. Linear filters with three or five poles are adequate and are quite common in digital audio products that use oversampling techniques.

Oversampling techniques require that the serial input data stream run at the same integral multiple of the original data rate. Therefore, although the constraints on the output low-pass filter are eased, the constraints on the serial digital input port and the settling time of the output stage are not.

The actual oversampling operation takes place in the digital filter chip, which is located upstream from the DAC. The digital filter accepts data from the media and adds the additional reconstruction points according to the algorithm and coefficients stored in the filter chip. Because the digital filters actually interpolate these additional reconstruction points, they are called interpolation filters.

## ACHIEVING 8× $f_S$ OVERSAMPLING WITH TWO AD1856 DEVICES AND THE YAMAHA YM3414

Figure 15 illustrates the combination of a Yamaha YM3414 digital filter chip and two AD1856 audio DACs. In this scheme, the use of a 16.9344 MHz clock allows an 8× oversampling rate for extremely high performance. In addition, a lower order low-pass filter can be used without sacrificing performance. The DAC input data is simultaneously transmitted to the input registers of the DACs through dedicated left and right channel output pins on the YM3414. Optional sample-and-hold signals are also provided.



*Figure 15. Yamaha YM3414 and AD1856 Interface*

## OUTLINE DIMENSIONS



**COMPLIANT TO JEDEC STANDARDS MS-013-AA**
**CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS**
**(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR**
**REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.**

*Figure 16. 16-Lead Standard Small Outline Package [SOIC_W]*
*Wide Body*
*(RW-16)*
*Dimensions shown in millimeters and (inches)*

## ORDERING GUIDE

| Model[1] | Temperature Range | THD at Full-Scale Output | Package Description | Package Option |
|---|---|---|---|---|
| AD1856RZ | −25°C to +70°C | 0.008% | 16-Lead SOIC_W | RW-16 |
| AD1856RZ-REEL | −25°C to +70°C | 0.008% | 16-Lead SOIC_W | RW-16 |
| AD1856RZ-REEL7 | −25°C to +70°C | 0.008% | 16-Lead SOIC_W | RW-16 |
| AD1856RZ-K | −25°C to +70°C | 0.0025% | 16-Lead SOIC_W | RW-16 |
| AD1856RZ-K-REEL7 | −25°C to +70°C | 0.0025% | 16-Lead SOIC_W | RW-16 |

[1] Z = RoHS Compliant Part.

# NOTES

www.analog.com

# Mouser Electronics

Authorized Distributor


Click to View Pricing, Inventory, Delivery & Lifecycle Information:


[Analog Devices Inc.](#):
  [AD1856RZ](#)