TABLE OF CONTENTS

REVISION HISTORY

7/13—Rev. A to Rev. B

10/03—Revision 0: Initial Version

SPECIFICATIONS

 $T_A = 25$ °C, V_{CC} = 3.3 V, R_L = R_{IN} = 75 Ω, V_{IN} (differential) = 27.5 dBmV, unless otherwise noted. The [AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) is characterized using a 1:1 $\,$ transformer $\,$ $\,$ at the device output.

¹ TOKO 458PT-1556 used for above specifications. Typical insertion loss of 0.5 dB at 10 MHz.

² Guaranteed by design and characterization to \pm 6 sigma for T_A = 25°C.

³ Guaranteed by design and characterization to ± 3 sigma for T_A = 25°C.

⁴ Measured through a 1:1 transformer.
⁵ Specification is worst case over all gain codes.

 $6 V_{\text{IN}} = 27.5$ dBmV, QPSK modulation, 160 kSPS symbol rate.

LOGIC INPUTS (TTL-/CMOS-COMPATIBLE LOGIC)

DATEN, CLK, SDATA, TXEN, $\overline{\text{SLEEP}}$, $V_{CC} = 3.3$ V, unless otherwise noted.

Table 2.

TIMING REQUIREMENTS

 $V_{CC} = 3.3$ V, $t_R = t_F = 4$ ns, $f_{CLK} = 8$ MHz, unless otherwise noted.

Timing Diagrams

ABSOLUTE MAXIMUM RATINGS

Table 4.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Table 5.

¹ Thermal resistance measured on SEMI standard 4-layer board. 2 Thermal resistance measured on SEMI standard 4-layer board, paddle soldered to board.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 6. 20-Lead QSOP Pin Configuration

Table 6. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 10. Third-Order Harmonic Distortion vs. Frequency for Various Output Powers

Figure 11. LFCSP Third-Order Harmonic Distortion vs. Frequency for Various Temperatures

Figure 12. QSOP Third-Order Harmonic Distortion vs. Frequency for Various Temperatures

Data Sheet **AD8324**

Figure 13. Adjacent Channel Power

Figure 17. Isolation in Transmit Disable Mode vs. Frequency

Figure 18. Gain Error vs. Gain Control for Various Frequencies

Figure 21. Between Burst Transient vs. Gain Control

TEST CIRCUIT

APPLICATIONS INFORMATION **GENERAL APPLICATIONS**

Th[e AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) is primarily intended for use as the upstream power amplifier (PA) in Data-Over-Cable Service Interface Specification (DOCSIS) certified cable modems and CATV set-top boxes. The upstream signal is either a quadrature phase shift keying (QPSK) or a quadrature amplitude modulation (QAM) signal generated by a digital signal processor (DSP), a dedicated QPSK/QAM modulator, or a digital-to-analog converter (DAC). In all cases, the signal must be low-pass filtered before it is applied to the PA in order to filter out-of-band noise and higher order harmonics from the amplified signal.

Due to the varying distances between the cable modem and the headend, the upstream PA must be capable of varying the output power by applying gain or attenuation. The ability to vary the output power of the [AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) ensures that the signal from the cable modem has the proper level when it arrives at the headend. The upstream signal path commonly includes a diplexer and cable splitters. Th[e AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) is designed to overcome losses associated with these passive components in the upstream cable path.

CIRCUIT DESCRIPTION

Th[e AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) is composed of three analog functions in the transmit enable mode. The input amplifier (preamp) can be used in a singleended or differential configuration. If the input is used in the differential configuration, ensure that the input signals are 180° out of phase and of equal amplitude. A vernier is used in the input stage for controlling the fine 1 dB gain steps. This stage then drives a DAC that provides the bulk of the attenuation for the [AD8324.](http://www.analog.com/AD8324?doc=AD8324.pdf) The signals in the preamp and DAC blocks are differential to improve the power supply rejection ratio (PSRR) and linearity. A differential current is fed from the DAC into the output stage. The output stage maintains 75 Ω differential output impedance in all power modes.

GAIN PROGRAMMING FOR THE [AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf)

The [AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) features a serial peripheral interface (SPI) for programming the gain code settings. The SPI interface consists of three digital data lines: CLK, DATEN, and SDATA. The DATEN pin must be held low while th[e AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) is being programmed. The SDATA pin accepts the serial data stream for programming the [AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) gain code. The CLK pin accepts the clock signal to latch in the data from the SDATA line.

The [AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) uses a 6-bit shift register for clocking in the data. The shift register is designed to be programmed MSB first. The timing interface for programming the [AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) can be seen in [Table 2,](#page-2-2) [Table 3,](#page-3-1) [Figure 3,](#page-3-2) an[d Figure 4.](#page-3-3) While the DATEN pin is held low, the serial bits on the SDATA line are shifted into the register on the rising edge of the CLK pin.

For existing software that uses eight bits to program the cable driver, the two MSBs are ignored. This allows the [AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) to be compatible with some existing system designs.

Th[e AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) recognizes Gain Code 1 through Gain Code 60 (all gain codes are in decimal, unless otherwise noted). When the [AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) is programmed with Gain Code 61 to Gain Code 63, it internally defaults to maximum gain (Gain Code 60). If the programmed gain code is above 63, th[e AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) recognizes the six LSBs only. For example, Gain Code 75 (01001011 binary) is interpreted as Gain Code 11 (001011 binary) because the two MSBs are ignored.

The programming range of the [AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) is from –25.5 dB (Gain Code 1) to +33.5 dB (Gain Code 60). The 59 dB gain range is linear with a 1 dB change in a 1 LSB change in gain code[. Figure](#page-7-0) 15 illustrates the gain step size of the [AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) vs. gain code. The [AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) is characterized with a differential input signal and a TOKO 458PT-1457 1:1 transformer at the output.

INPUT BIAS, IMPEDANCE, AND TERMINATION

The V_{IN+} and V_{IN-} inputs have a dc bias level of $V_{CC}/2$; therefore, ac-couple the input signal as shown in the typical application circuit (se[e Figure 23\)](#page-11-4). The differential input impedance of th[e AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) is approximately 1.1 kΩ, and the single-ended input is 550 $Ω$. The high input impedance of th[e AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) allows flexibility in termination and properly matching filter networks. Th[e AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) exhibits optimum performance when driven with a pure differential signal.

OUTPUT BIAS, IMPEDANCE, AND TERMINATION

The output stage of th[e AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) requires a bias of 3.3 V. Connect the 3.3 V power supply to the center tap of the output transformer. In addition, decouple the V_{CC} that is applied to the center tap of the transformer as shown in the typical application circuit (see [Figure 23\)](#page-11-4).

The output impedance of the $AD8324$ is 75 Ω , regardless of whether the amplifier is in transmit enable, transmit disable, or sleep mode. When combined with a 1:1 voltage ratio transformer, this eliminates the need for external back termination resistors. If the output signal is evaluated using standard 50 Ω test equipment, use a minimum loss 75 Ω to 50 Ω pad to provide the test circuit with the proper impedance match. When using a matching attenuator, note that there is 5.7 dB of power loss (7.5 dB voltage) through the network.

Data Sheet **AD8324**

Figure 23. Typical Application Circuit

Table 7. Adjacent Channel Power

	Adjacent Channel Symbol Rate (kSym/s)					
Channel Symbol Rate (kSym/s)	160	320	640	1280	2560	5120
160	-63	-64	-68	-71	-72	-66
320	-63	-64	-66	-70	-72	-67
640	-64	-64	-65	-67	-71	-67
1280	-67	-65	-65	-66	-68	-67
2560	-70	-67	-66	-66	-67	-65
5120	-72	-70	-67	-67	-64	-64

POWER SUPPLY

Deliver the 3.3 V supply to each of the VCC pins via a low impedance power bus. This ensures that each pin is at the same potential. Decouple the power bus to ground using a 10 μF tantalum capacitor located close to the [AD8324.](http://www.analog.com/AD8324?doc=AD8324.pdf) In addition to the 10 μ F capacitor, decouple the V_{CC} pins to ground with ceramic chip capacitors located close to the pins. In addition, decouple the bypass pin (BYP). The printed circuit board (PCB) must have a low impedance ground plane covering all unused portions of the board, except in areas of the board where input and output traces are in close proximity to th[e AD8324 a](http://www.analog.com/AD8324?doc=AD8324.pdf)nd the output transformer. Connect all [AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) ground pins to the ground plane to ensure proper grounding of all internal nodes.

SIGNAL INTEGRITY LAYOUT CONSIDERATIONS

Careful attention to PCB layout details prevents problems due to board parasitics. Proper radio frequency (RF) design techniques are mandatory. Keep the differential input and output traces as short as possible. Keeping the traces short minimizes parasitic capacitance and inductance, which is most critical between the outputs of th[e AD8324 a](http://www.analog.com/AD8324?doc=AD8324.pdf)nd the 1:1 output transformer. It is also critical that all differential signal paths be symmetrical in length and width. In addition, the input and output traces must be adequately spaced to minimize coupling (crosstalk) through

the board. Following these guidelines optimizes the overall performance of th[e AD8324 i](http://www.analog.com/AD8324?doc=AD8324.pdf)n all applications.

INITIAL POWER-UP

When the supply voltage is first applied to th[e AD8324,](http://www.analog.com/AD8324?doc=AD8324.pdf) the gain of the amplifier is initially set to Gain Code 1. As power is first applied to the amplifier, hold the TXEN pin low (Logic 0) to prevent forward signal transmission. After power is applied to the amplifier, the gain can be set to the desired level by following the procedure provided in th[e Gain Programming for the](#page-10-3) [AD8324 s](#page-10-3)ection. The TXEN pin can then be brought from Logic 0 to Logic 1, enabling forward signal transmission at the desired gain level.

RAMP PIN AND BYP PIN FEATURES

The RAMP pin (Pin 15/Pin 17) is used to control the length of the burst on and off transients. By default, leaving the RAMP pin unconnected results in a transient that is fully compliant with DOCSIS 2.0 Radio Frequency Interface (RFI) Specification, Section 6.2.21.2, Spurious Emissions During Burst On/Off Transients. DOCSIS requires that all between burst transients be dissipated no faster than 2 μs. Adding capacitance to the RAMP pin slows the dissipation even more.

The BYP pin (Pin 12/Pin 14) is used to decouple the output stage to ground. Typically, for normal DOCSIS operation, decouple the BYP pin to ground with a 0.1μ F capacitor. In applications that require transient on/off times faster than 2 µs, smaller capacitors can be used; however, note that the BYP pin must always be decoupled to ground.

POWER SAVING FEATURES

The [AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) incorporates three distinct methods of reducing power consumption: transmit disable and sleep modes for between burst and shutdown modes, and gain dependent quiescent current for transmit enable mode.

The asynchronous TXEN pin is used to place th[e AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) into between burst mode. In this reduced current state, the 75 Ω output impedance is maintained. Applying Logic 0 to the TXEN pin deactivates the on-chip amplifier, providing a 98.8% reduction in consumed power. For 3.3 V operation, the supply current is typically reduced from 207 mA to 2.5 mA. In this mode of operation, between burst noise is minimized and high input to output isolation is achieved. In addition to the TXEN pin, the [AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) also incorporates an asynchronous SLEEP pin that can be used to further reduce the supply current to approximately 30 μ A. Applying Logic 0 to the $\overline{\text{SLEEP}}$ pin places the amplifier into SLEEP mode. Transitioning into or out of SLEEP mode results in a transient voltage at the output of the amplifier.

In addition to the sleep and transmit disable functions, the [AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) provides yet another means of reducing system power consumption. While in the transmit enable state, th[e AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) incorporates supply current scaling that allows for lower power consumption at lower gain codes. [Figure 20](#page-8-0) shows the typical relationship between supply current and gain code.

DISTORTION, ADJACENT CHANNEL POWER, AND DOCSIS

To deliver the DOCSIS specification required 58 dBmV of QPSK signal and 55 dBmV of 16 QAM signal, the PA is required to deliver up to 61 dBmV. This added power is required to compensate for losses associated with the diplex filter or other passive components that may be included in the upstream path of cable modems or set-top boxes. Note that th[e AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) is characterized with a differential input signal[. Figure 7](#page-6-1) and [Figure 10](#page-6-2) show the [AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) second and third harmonic distortion performance vs. the fundamental frequency for various output power levels. These figures are useful for determining the in-band harmonic levels from 5 MHz to 65 MHz. Harmonics higher in frequency (more than 42 MHz for DOCSIS 2.0 specifications and more than 65 MHz for EuroDOCSIS specifications) are sharply attenuated by the low-pass filter function of the diplexer.

Another measure of signal integrity is adjacent channel power (ACP). DOCSIS 2.0 RFI Specification, Section 6.2.21.1.1, states, "Spurious emissions from a transmitted carrier may occur in an adjacent channel that could be occupied by a carrier of the same or different modulation rate.[" Figure 13](#page-7-1) shows the typical ACP for a 61 dBmV (approximately 12 dBm) QPSK signal taken at the output of the [AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) during product characterization. The transmit channel width and adjacent channel width in [Figure 13](#page-7-1) correspond to the symbol rates of 160 kSym/s. [Table 7](#page-11-5) shows the ACP results for the [AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) driving a QPSK, 61 dBmV signal for all conditions in DOCSIS RFI Specification, Table 6-10, Adjacent Channel Spurious Emissions Relative to the Transmitted Burst Power Level.

UTILIZING DIPLEX FILTERS

The [AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) is designed to drive 61 dBmV without any external filtering and still meet DOCSIS spurious emissions and distortion requirements. However, in most upstream CATV applications, a diplex filter is used to separate the upstream and downstream signal paths from one another. The diplex filter does have insertion loss that the upstream driver needs to overcome, but it also provides a low-pass filter. The addition of this low-pass filter to the signal chain greatly attenuates second harmonic products of channels more than 21 MHz and third harmonic products of channels at or more than 14 MHz up for diplexers with a 42 MHz upstream cutoff. Similar performance gains can be achieved using European-specified diplexers to filter second harmonics for channels more than 33 MHz and third harmonics for channels more than 22 MHz (65 MHz upstream cutoff). This filtering allows the [AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) to drive up to 63 dBmV of QPSK (this level varies by application and modulation type).

NOISE AND DOCSIS

At minimum gain, th[e AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) output noise spectral density is 1.3 nV/√Hz measured at 10 MHz. DOCSIS 2.0 RFI Specification Table 6-11, Spurious Emissions in 5 to 42 MHz Relative to the Transmitted Burst Power Level, specifies the output noise for various symbol rates. The calculated noise power in dBmV for 160 kSym/s is

 $20 \times \log [\sqrt{(1.3 \text{ nV}/\sqrt{Hz})^2 \times 160 \text{ kHz}}] + 60 = -65.7 \text{ dBmV}$

Comparing the computed noise power of −65.7 dBmV to the +8 dBmV signal yields –73.7 dBc, which meets the required level set forth in DOCSIS 2.0 RFI Specification Table 6-11. As the [AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) gain is increased above this minimum value, the output signal increases at a faster rate than the noise, resulting in a signal-to-noise ratio that improves with gain. In transmit disable mode, the output noise spectral density is 1.1 nV/ \sqrt{Hz} , which results in –67 dBmV when computed over 160 kSym/s.

DIFFERENTIAL SIGNAL SOURCE

Typical applications for the [AD8324 u](http://www.analog.com/AD8324?doc=AD8324.pdf)se a differential input signal from a modulator or a DAC. Refer t[o Table 8 f](#page-13-3)or common values of R4, or calculate other input configurations using the equation i[n Figure 24.](#page-13-4) This circuit configuration gives optimal distortion results due to the symmetric input signals. Note that this configuration is used to characterize the [AD8324.](http://www.analog.com/AD8324?doc=AD8324.pdf)

DIFFERENTIAL SIGNAL FROM SINGLE-ENDED SOURCE

To implement a differential signal from a single-ended signal source, a 1:1 balun transformer is used to approximate the differential signal as shown in [Figure 25.](#page-13-5) Because of the nonideal nature of real transformers, the differential signal is not purely equal and opposite in amplitude. Although this circuit slightly sacrifices even order harmonic distortion due to asymmetry, it does provide a convenient way to evaluate the [AD8324 w](http://www.analog.com/AD8324?doc=AD8324.pdf)ith a single-ended source.

[Table 8 p](#page-13-3)rovides typical R4 values for common input configurations. Other input impedances can be calculated using the equation in [Figure 25.](#page-13-5)

Figure 25. Single-to-Differential Circuit

SINGLE-ENDED SOURCE

Although th[e AD8324 i](http://www.analog.com/AD8324?doc=AD8324.pdf)s designed to have optimal DOCSIS performance when used with a differential input signal, the [AD8324 c](http://www.analog.com/AD8324?doc=AD8324.pdf)an also be used as a single-ended receiver, or as an IF digitally controlled amplifier. However, as with the single ended to differential configuration noted previously, even-order harmonic distortion is slightly degraded.

When operating th[e AD8324](http://www.analog.com/AD8324?doc=AD8324.pdf) in single-ended input mode, terminate the device as illustrated i[n Figure 26.](#page-13-6) [Table 8 s](#page-13-3)hows the correct values for R1 and R17 for some common input configurations. Other input impedance configurations may be accommodated using the equations in [Figure 26.](#page-13-6)

Figure 26. Single-Ended Circuit

Table 8. Common Matching Resistors

OUTLINE DIMENSIONS

Figure 28. 20-Lead Shrink Small Outline Package [QSOP] (RQ-20) Dimensions shown in inches and (millimeters)

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

©2003–2016 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D04339-0-5/16(C) **ANALOG
DEVICES**

www.analog.com

Rev. C | Page 16 of 16

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Analog Devices Inc.](https://www.mouser.com/Analog-Devices): [AD8324ACPZ](https://www.mouser.com/access/?pn=AD8324ACPZ) [AD8324ACPZ-REEL7](https://www.mouser.com/access/?pn=AD8324ACPZ-REEL7) [AD8324JRQZ-REEL7](https://www.mouser.com/access/?pn=AD8324JRQZ-REEL7)