ABSOLUTE MAXIMUM RATINGS

Supply Voltage 18V	Output Voltage
Input Voltage (Note 1)	ICM7242
ICM7240/50/60.	pins 2,3,8 (Gnd-0.3V) to (V ⁺ 0.3V)
pins 10,11,12,13,14 (Gnd-0.3V) to (V ⁺ +0.3V)	Maximum Continuous Output
ICM7242	Current (each output) 50mA
pins 5,6,7,8 (Gnd-0.3V) to (V ⁺ +0.3V)	Power Dissipation 200mW
Output Voltage	Derate at -2mW/°C above 25°C.
ICM7240/50/60	Operating Temperature Range20°C to +85°C
pins 1,2,3,4,5,6,7,8 (Gnd-0.3V) to +18V	Storage Temperature Range55°C to +125°C
pins 14 15 (Gnd-0.3V) to (V ⁺ 0.3V)	Lead Temperature (soldering, 10 seconds) +300°C

Note 1: Due to the SCR structure inherent in the CMOS process, connecting any terminal (except pins 1 through 8 on the ICM7240/50/60) to voltages greater than V⁺ or less than Ground may cause destructive device latchup. For this reason, it is recommended that no inputs from external sources be applied to the device before the supply is established. In multiple supply systems, the supply to ICM7240/42/50/60 should be turned on first. Pins 1 through 8 in the ICM7240/50/60 are open drain devices and are rated to withstand 18Volts with respect to ground (pin 9).

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V⁺=+5V, T_A =+25°C, R=10k(), C=0.1 μ F, unless otherwise specified.)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Guaranteed Supply Voltage	V+		2		16	V
Supply Current 7240,50,60 7242	1+	Reset Operating, R = $10k\Omega$, C = 0.1μ F Operating, R = $10k\Omega$, C = 0.1μ F TB Inhibited, RC Connected to GND Operating, R = $10k\Omega$, C = 0.1μ F Operating, R = $10k\Omega$, C = 0.1μ F TB Inhibited, RC Connected to GND		125 300 120 125 340 220 225	700 500 800 600	µА µА µА µА µА µА
Timing Accuracy				5		%
RC Oscillator Frequency Temperature Drift	∆f/∆T	(Exclusive of RC Drift)		250		ppm/°C
Time Base Output Voltage	V _{OTB}	I _{SOURCE} = 1 mA I _{SINK} = 3.2 mA	3.5	4.2 0.25	0.6	V
Time Base Output Leakage Current	ITBLK	RC = Ground		<u></u>	25	μΑ
Mod Voltage Level 7240/50/60	V _{MOD}	V ⁺ = 5V V ⁺ = 15V		3.5 11.0		V V
Trigger Input Voltage	V _{TRIG}	V ⁺ = 5V V ⁺ = 15V		1.6 3.5	2.0 4.5	V
Reset Input Voltage	V _{RST}	V ⁺ = 5V V ⁺ = 15V		1.3 2.7	2.0 4.0	V
Max Count Toggle Rate 7240, 7242	f _t	V = 2V V = 5V V = 15V —Counter/Divider Mode V = 15V Duty Cycle Input with Peak to Peak Voltages Equal to V ⁺ and GND	2	1 6 13		MHz MHz MHz
Max Counter Toggle Rate, 7250, 7260	f,	V ⁺ = 5V (Counter/Divider Mode)	1.5	5		MHz
Max Count Toggle Rate 7240, 7250, 7260	ft	Programmed Timer — Divider Mode			100	kHz
Output Saturation Voltage	V _{SAT}	All Outputs except TB Output V ⁺ = 5V, I _{OUT} = 3.2 mA		0.22	0.4	V
Output Leakage Current	lork	V ⁺ = 5V, per Output			1	μΑ
Output Sourcing Current 7242	ISOURCE	V ⁺ = 5V Terminals 2 & 3, V _{OUT} = 1V		300		μА
MIN Timing Capacitor	C,		10	<u> </u>		pF
Timing Resistor Range	R,	V ⁺ ≤ 5.5V V ⁻ ≤ 16V			22M 22M	Ω

The electrical characteristics above are a reproduction of a portion of Intersil's copyrighted (1983, 1984) data book. This information does not constitute any representation by Maxim that Intersil's products will perform in accordance with these specifications. The Electrical Characteristics Table along with the descriptive excerpts from the manufacturer's data sheet have been included in this data sheet solely for comparative purposes.



NIXIN

Fixed And Programmable Timer/Counters

- ♦ Synchronous High Speed Operation
- ♦ No False Clocking
- ♦ Increased Toggle Rate

- ◆ Supply Current Guaranteed Over Temperature
- ♦ Standby Current Less Than 10μA
- ◆ Significantly Improved ESD Protection (Note 1)
- ♦ Maxim Quality and Reliability

ABSOLUTE MAXIMUM RATINGS: These devices conform to the Absolute Maximum ratings on the adjacent page.

ELECTRICAL CHARACTERISTICS: Specifications below satisfy or exceed all "tested" parameters on adjacent page.

(V⁺-+5V, T_A=+25°C, Test circuit: R=10k(), C=0.1µF, unless otherwise specified).


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Guaranteed Supply Voltage	V ⁺		2		16	V
Supply Current	I+	Reset, -20° C \leq T _A \leq +85° C Operating, R = 10kΩ, C = 0.1μF, T _A = 25° C -20° C \leq T _A \leq +85° C Operating, R = 1MΩ, C = 0.1μF (Note 2) TB Inhibited, RC Connected to GND -20° C \leq T _A \leq +85° C		125 300 120	700 700 800 500	μΑ μΑ μΑ μΑ
Timing Accuracy		V ⁺ = +5V, R = 10kΩ, C = 0.1μF		5		0/0
RC Oscillator Frequency Temperature Drift	∆f/∆T	(Exclusive of RC Drift)		250		ppm/°C
Time Base Output Voltage	V _{OTB}	I _{SOURCE} = 1 mA I _{SINK} = 3.2 mA	3.5	4.2 0.25	0.6	V
Time Base Output Leakage Current	I _{TBLK}	RC = Ground			5	μΑ
Timebase Input Voltage	V _{IL} V _{IH}		3.5		0.8	v v
Mod Voltage Level 7240,50,60	V _{MOD}	V ⁺ = 5V V ⁺ = 15V		4.0 12	i !	V
Trigger Input Voltage	V _{TRIG}	V ⁺ = 5V V ⁺ = 15V	0.8 0.8	1.6 3.5	2.0 4.5	V
Reset Input Voltage	V _{RST}	V ⁺ = 5V V ⁺ = 15V	0.8 0.8	1.3 2.7	2.0 4.0	V
Trigger/Reset Input Current	I _{TRIG}	-20°C ≤ T _A ≤ +85°C		0.1	10	μА
Max Count Toggle Rate 7240, 7242 7250, 7260	ft	V+ = 2V V+ = 5V V+ = 15V Divider Mode V+ = 15V S0% Duty Cycle Input with Peak to Peak Voltages Equal to V+ and GND	3	1 8 15		MHz MHz MHz
Max Count Toggle Rate 7240, 7250, 7260	ft	Programmable Divide Mode (Note 2)	200			kHz
Carry Out Source Source Output Current Sink Output Current	Ісон	V _{OH} = V ⁺ - 1V V _{OL} = +0.4 Volts	300 3.2			μA mA
Output Saturation Voltage	V _{SAT}	All Outputs except TB Output V ⁺ = +5V, I _{SINK} = 3.2 mA		0.22	0.4	V
Output Leakage Current	I _{OLK}	V ⁺ = +5V, per Output			1	μΑ
Output Sourcing Current 7242	SOURCE	V ⁺ = +5V terminals 2,8,3 V _{OUT} = V ⁺ - 1V	300		.	μΑ
MIN Timing Capacitor	Ct		10			pF
Timing Resistor Range	R _t	$V^{+} \le 5.5V$ $V^{+} \le 16V$	1k 1k		22M 22M	Ω Ω
RC Input Leakage	IRC	RC = 2.5V	I		10	nA


Note 1: All pins are designed to withstand electrostatic discharge (ESD) levels in excess of 2000V (Mil STD 883C Method 3015.2 Test Circuit).


Note 2: Parameter is Q.A. sample tested.





Typical Operating Characteristics















Test Circuits







Table 1. PIN DESCRIPTIONS

PIN	PIN #					
NAME ICM7240/50/60		ICM7242	DESCRIPTION			
V+	16	1	Positive power supply pin.			
GND	9	4	Ground			
RC	13	7	RC timing node. If this pin is grounded, the TB I/O pin is an external clock input. An external resistor and capacitor connected to this pin sets the frequency of the internal oscillator to 1/RC.			
Trigger	11	6	The Trigger input sets the internal control flip-flop to the Run state. If the counter is reset and TB I/O is low, a high on Trigger will clock the counter to the all 0s count and counting will begin. If the counter is reset and TB I/O is high, a high level on Trigger will only set the control flip-flop. The counter will clock to the all 0s count on the next falling edge of TB I/O, provided the control flip-flop is set.			
Reset	10	5	A high input on Reset while Trigger is low will reset the counter, force all counter outputs high, and stop the counter by resetting the control flip-flop. The Reset input has no effect if Trigger is high.			
TB I/O	14	8	The TB I/O pin is an external clock input if the RC pin is grounded. If RC is not grounded the TB I/O pin is the timebase oscillator output. The Maxim TB I/O output is fully buffered and can drive up to 1000pF of capacitance.			
Carry Out	15 (ICM 7250/60 only)	_	Carry goes high during the last 10 counts—50 through 59 in the ICM 7260, 90 through 99 in the ICM7250. To cascade two ICM 7250/60s, drive the TB I/O pin of one ICM7250/60 with the Carry Out of the other. (Use the ÷ 128 output to cascade ICM7240 and ICM7242.)			
Buffered Reset	15	_	Buffered output of the Reset input of the control flip-flop. (Maxim ICM7240 only)			
Counter Outputs	1-8		The ICM7240/50/60 outputs are open drain n-channel outputs which sink current when on and are open circuits when off. These outputs are TTL and CMOS compatible if a pullup resistor is connected to V ⁺ .			
Counter Outputs	-	2,3	The ICM7242 outputs are logic outputs which both sink and source currents. The ICM7242 outputs are both TTL and CMOS compatible and do not require pullups. The \div 2 output is a square wave at $\%$ the frequency of the onboard oscillator or external timebase. The \div 128/256 output is a square wave with a period 256 times the oscillator or external timebase period. This pin goes high 128 clock cycles after the counter is triggered.			
MOD	12	_	Similar to the Control input of an ICM7555, this pin is connected to the resistor string that sets the oscillator thresholds. The internal resistor divider drives the Modulation (MOD) pin to 80% of V ⁺ . Varying the MOD voltage will adjust the oscillator frequency.			



Circuit Description

The timing cycle is controlled by the internal control flip-flop. This set-reset flip-flop is set to the Run state by a high level on the Trigger input. A high level on the Reset input puts the control flip-flop into the Reset state, provided Trigger is low. Trigger overrides Reset: if both Trigger and Reset are high the control flip-flop is set to the Run state.

When the control flip-flop is set to the run state the counter is set to all 0s (all outputs low), the timebase input is also enabled, and the counter will increment with each negative-going edge at TB I/O.

A high level on the Reset input while Trigger is low resets the control flip-flop. The flip-flop resets the counter forcing all the counter outputs high, inhibiting the counter from being incremented, and unless in the external timebase mode, turns on the internal pullup connected to the RC pin.

The RC oscillator period is set by an external resistor and capacitor. The external resistor charges the capacitor to 80% of V $^+$. This voltage is detected at the RC terminal, TB I/O goes low, the counter increments one count, and the internal discharge transistor rapidly discharges the capacitor to 45% of V $^+$. When the capacitor voltage goes below 45% of V $^+$ the internal discharge transistor turns off, TB I/O goes high, and the external capacitor again starts to charge through the external resistor. The period of each oscillator cycle is 1.0 RC.

In many applications, one or more of the counter outputs can be used to reset the counter after a programmed count is completed. With no outputs connected back to the Reset pin, the circuit operates in the astable (free running) mode.




Figure 1. Timing Diagram for ICM7240/50/60.

Applications

Programmable Time Delay

Figure 2 shows a basic programmable time delay. When the circuit is triggered all outputs go low. When the programmed count is reached, the Reset input is pulled high by the 10κΩ resistor, resetting the counter. The programming can be achieved by using either mechanical switches such as thumbwheel or DIP switches, or analog switches such as the CD4016 and CD4066.




Figure 2. Generalized Circuit for Timing Applications (Switch S₁ open for astable operation, closed for monostable operation)

Output Count Programming (ICM7240/50/60)

The counter outputs on the ICM7240/50/60 are open-drainchannel FETs, enabling a "wired-OR" connection to be achieved by shorting together the desired outputs with a common pull-up resistor. In this way, the timing cycle can be programmed from:

> 1RC to 255RC (ICM7240) 1RC to 99RC (ICM7250) 1RC to 59RC (ICM7260)

Programming the ICM7240/50/60 can achieved by hard wiring, DIP switches, or standard thumbwheel switches.

ICM7242 Counter Outputs

The ICM7242 is a non-programmable timer/counter. The outputs on the ICM7242 are inverters which both source and sink current, unlike the open drain N-channel outputs of the ICM7240/50/60 which only sink current. The ICM7242 output inverters eliminate the need for external pull-up resistors.

Outputs on pins 2 and 3 are \div 2 and \div 28 respectively. To use the 8 bit counter without the timebase, connect pin 7 (RC) to ground and drive pin 8 (TB I/O) with an external timebase. For monostable applications connect the \div 28 output to the reset pin.

Programmable Divider

With the addition of an RC network between the Reset and Trigger inputs, the circuit of Figure 3 becomes a programmable divider. The output period is N times the oscillator (or external input) period, where N is the number programmed into the thumbwheel switches. The $56k\Omega$ and 30pF RC network drives the Trigger high approximately $7\mu s$ after Reset goes high, retriggering the counter and starting the cycle again. For high




Figure 3. Programming the Counter Section of the ICM7240/50/60

speed operation the capacitor should be reduced to 39pF and the 10k Ω pullup resistor reduced to 2.2k Ω .

Competitive Comparison

Maxim's ICM7240/42/50/60 devices are upwardly compatible with Intersil's devices. The counters used in Maxim's parts are synchronous versus the ripple-type used in Intersil's parts. In the programmable divider mode, the maximum frequency of operation is limited by the propagation delay across the counter and the reset delay of the flip-flop. These delays must be less than one half the timebase period, for reliable operation

Maxim's ICM7240 has a Buffered Reset Output on pin 15 versus a No Connection on Intersil's part. This output is a buffered output from the reset line for the counters contained within the ICM7240, so that when the device is being used in the programmable divider mode, the output can be used as the divider count output.

When Maxim's devices are operated with the timebase inhibited (RC pin grounded) and the counter is reset, the supply current for the Maxim part is guaranteed to be no more than $10\mu A$ versus a possible 8mA at +5Volts and 20mA at +16Volts for the Intersil part.

The TB I/O output has significantly improved drive capability and can drive up to 1,000pF of load capacitance versus 50pf for the Intersil part. Maxim's devices are also less sensitive than Intersil's to the rate of change of the input waveform at TB I/O when in the external clock mode. This reduces the possibility of false triggering on slow falling clock waveforms.

Sequence Timer

Figure 4 shows how to cascade multiple counters to perform more complex control functions.




Figure 4. Sequence Timer Using ICM7242





Figure 5. Timing Diagram for Sequence Timer of Figure 4.



*Note: Pin descriptions in parentheses refer to ICM7240.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

<u>ICM7240IWE+</u> <u>ICM7240IWE+T</u> <u>ICM7242IPA</u> <u>ICM7242IWE</u> <u>ICM7242IWE-T</u> <u>ICM7240IPE+</u> <u>ICM7242IPA+</u> <u>ICM7250IWE+T</u> <u>ICM7250IWE+T</u> <u>ICM7250IWE+T</u> <u>ICM7242IWE-T</u> <u>ICM7242IWE-T</u> <u>ICM7242IPA+</u>