# **MX7533 CMOS Low Cost 10 Bit Multiplying D/A Converter**

#### **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to GND0.3V, +17V	Operatin
V <sub>REF</sub> to GND	Comm
R <sub>EB</sub> to GND	Industr
Digital Input Voltage to GND0.3V, V <sub>DD</sub>	Military
Output Voltage (OUT1, OUT2) (Note 1)0.3V, V <sub>DD</sub>	Storage *
Power Dissipation	Lead Ten
Plastic DIP (Derate 8.3mW/° C above +70° C) 670mW	
Ceramic, CERDIP, Small Outline	
(Dorato 6mM)/9 C about +759 C)	

Operating Temperature Range
Commercial J/K/L 0° C to +70° C
Industrial A/B/C25° C to +85° C
Military S/T/U55° C to +125° C
Storage Temperature65° C to +150° C
Lead Temperature (Soldering 10 secs) +300° C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

(T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, V<sub>DD</sub> = +15V, V<sub>REF</sub> = +10V, V<sub>OUT1</sub> = V<sub>OUT2</sub> = GND, unless otherwise specified)

PARAMETER	SYMBOL	SYMBOL CONDITIONS				MAX.	UNITS				
DC ACCURACY											
Resolution				10			Bits				
Relative Accuracy (Note 2)		MX7533J/A/S MX7533K/B/T MX7533L/C/U				±0.2 ±0.1 ±0.05	% FSF				
Gain Error (Note 2,3)		Digital Inputs = V <sub>INH</sub>	T <sub>A</sub> = +25°C T <sub>MIN</sub> to T <sub>MAX</sub>			±1.4 ±1.5	% FSF				
Power Supply Rejection (Note 4) \(\Delta\)Gain\(\Delta\)VDD	PSRR	V <sub>DD</sub> = +14V to +17V	T <sub>A</sub> = +25°C T <sub>MIN</sub> to T <sub>MAX</sub>			0.005 0.008	%/%V <sub>C</sub>				
		OUT1, Digital Inputs = V <sub>INL</sub> , V <sub>REF</sub> = ±10V	T <sub>A</sub> = +25°C T <sub>M/N</sub> to T <sub>MAX</sub>			±50 ±200	nA				
Output Leakage Current		OUT2, Digital Inputs = $V_{INH}$ , $V_{REF} = \pm 10V$	T <sub>A</sub> = +25°C T <sub>MIN</sub> to T <sub>MAX</sub>			±50 ±200					
V <sub>REF</sub> Input Resistance	R <sub>REF</sub>	T <sub>A</sub> = +25°C		5	10	20	kΩ				
V <sub>REF</sub> Resistance Tempco					-300		ppm/⁰				
DYNAMIC PERFORMANCE											
Output Current Settling Time (Note 5)		To 0.05% of FSR, R <sub>L</sub> = 100Ω, Digital Inputs = V <sub>INH</sub> to V <sub>INL</sub> and V <sub>INL</sub> to V <sub>INH</sub>	T <sub>A</sub> = +25° C T <sub>MIN</sub> to T <sub>MAX</sub>			600 800	ns				
Feedthrough Error (Note 4)		Digital Inputs = V <sub>INL</sub> , V <sub>REF</sub> = ±10V, 100KHz Sinewave	T <sub>A</sub> = +25° C T <sub>MIN</sub> to T <sub>MAX</sub>			±0.05 ±0.1	% FSI				
		Digital Inputs = V <sub>INH</sub>	OUT1 OUT2			100 35	pF				
Output Capacitance (Note 4)	C <sub>OÚT</sub>	Digital Inputs = V <sub>INL</sub>	OUT1 OUT2			35 100					
DIGITAL INPUTS											
Logic HIGH Threshold	V <sub>INH</sub>			+2.4			V				
Logic LOW Threshold	V <sub>INL</sub>					+0.8	٧				
Input Leakage Current		Digital Inputs = 0V or V <sub>DD</sub>				±1	μА				
Input Capacitance (Note 4)						5	pF				
POWER REQUIREMENTS											
Operation County Dance	T v	+15V ±10% for Rated Accuracy	+13.5		+16.5						
Operating Supply Range	V <sub>DD</sub>	Accuracy Not Guaranteed (Note	+5		+16.5	'_					
Power Supply Current	IDD	Digital Inputs = V <sub>INH</sub> or V <sub>INL</sub>				2	mA				

Note 1: V<sub>OUT1.2</sub> may exceed the Absolute Maximum voltage rating if the current is limited to 30mA or less.

Note 2: Using internal feedback resistor (R<sub>FB</sub>). Full scale range (FSR) = -(V<sub>REF</sub> - 1LSB) in unipolar mode.

Note 3: Maximum gain change from +25°C to T<sub>MIN</sub> or T<sub>MAX</sub> is ±0.1% FSR.

Note 4: Guaranteed by design but not 100% tested.

Note 5: Guaranteed by design and sample tested at +25°C to ensure compliance.


## **CMOS Low Cost 10 Bit Multiplying D/A Converter**

#### **Typical Operating Characteristics RELATIVE ACCURACY** GAIN ERROR vs. (NONLINEARITY) vs. VREF SUPPLY VOLTAGE GAIN ERROR vs. VREF 2.0 1.0 T<sub>A</sub> = +25°C V<sub>DO</sub> = +5V TO +15V DIGITAL INPUT = 1111111111 TA = +25°C VDD = +5V TO +15V 1.5 0.5 SAIN ERROR (LSB) GAIN ERROR (LSB) 1.0 0.5 -0.5 ±4 ±6 ±8 ±10 ±12 0 10 15 5 n +2 ±4 ±6 ±8 ±10 ±12

V<sub>DO</sub>(V)

## LINEARITY ERROR vs. SUPPLY VOLTAGE 2.0 1.5 LINEARITY ERROR (LSB) Ω Vpg(V)

VREF(V)



# OUT2 BIT 1 (MSB) BIT 2 BIT 3 Digital Inputs (DTL/TTL/CMOS Compatible) (Switches Shown for Inputs HIGH)

Figure 1. MX7533 Functional Diagram

0.5

0

RELATIVE ACCURACY (LSB)

# The basic MX7533 DAC circuit consists of a thin-film

**Detailed Description** 

VREF(V)

R-2R resistor array with CMOS current switches as shown in Figure 1. Binarily weighted currents are switched to either OUT1 or OUT2 depending on the status of each input bit. Most applications require only an output op-amp and an external reference. The V<sub>REF</sub> input accepts a wide range of reference signals including fixed and time-varying voltage or current inputs.

#### **Equivalent Circuit Analysis**

Figures 2 and 3 show the equivalent circuits for the R-2R ladder when all digital inputs are LOW and HIGH respectively. The input resistance at V<sub>REF</sub> is nominally  $10k\Omega$  and does not change with digital input code. The IREF/1024 current source, which is actually the ladder termination resistor (R<sub>T</sub>, Figure 1), results in an intentional 1-bit current loss to GND. The ILEAKAGE current sources represent junction and surface leakage currents.

## CMOS Low Cost 10 Bit Multiplying D/A Converter

Capacitors COUT1 and COUT2 represent the switches' ON and OFF capacitances respectively. When all inputs are switched from LOW to HIGH, the capacitance at OUT1 changes from 35pF to 100pF. This capacitance is code-dependent and is a function of the number of ON switches that are connected to a specific output.




Figure 2. Equivalent DAC Circuit (All digital inputs HIGH)




Figure 3. Equivalent DAC Circuit (All digital inputs LOW)




Figure 4. Unipolar Binary Operation (2-Quadrant Multiplication)

# Application Information Unipolar Operation

The most common configuration for the MX7533 is shown in Figure 4. The circuit is used for unipolar binary operation and/or 2-quadrant multiplication. R1 is used for gain adjustment. If no adjustment is desired, R1 and R2 can be omitted. The code table for unipolar operation is given in Table 1. Note that the output polarity is the inverse of the reference input.

A compensation capacitor, C1, may be needed when the DAC is used with a high speed amplifier. The purpose of the capacitor is to cancel the pole formed by the DAC's output capacitance and internal feedback resistance. The correct compensation value depends on the type of op-amp used but typically ranges from 10 to 33pF.

The output op-amp's offset voltage can degrade DAC linearity by causing OUT1 to be terminated at a nonzero voltage. The resulting linearity error is typically 2/3Vos. For best performance, a low-offset amplifier offset must be trimmed to typically or the amplifier offset must be trimmed to typically ore than 1/10 of an LSB's value. The op-amp's in can also limit performance since l<sub>B</sub> x R<sub>FB</sub> generates an offset error as well. I<sub>B</sub> should therefore be much less than the DAC's output current for 1 LSB, which is typically 1<sub>µ</sub>A for the MX7533.

#### **Bipolar Operation**

Bipolar, or four-quadrant, operation is shown in Figure 5. A second amplifier and three matched resistors are required. R3, R4, and R5 should be matched or trimmed to 0.05% to maintain 10 bit performance. The output vs. code table is listed in Table 2. In multiplying applications, the MSB determines output polarity while the remaining bits control amplitude.

To adjust the circuit, load the DAC with a code of 10000 00000 and trim R1 for a 0V output. With R1 and R2 omitted, an alternative zero trim is to adjust the ratio of R3 and R4 for 0V out. Full scale can be trimmed by loading the DAC with all "zeros" or all "ones" and adjusting the amplitude of  $V_{REF}$  or varying R5 until the desired positive or negative output is obtained. The op-amp recommendations made in the Unipolar Operation section apply for bipolar operation as well.

#### Voitage Mode (Single Supply)

The MX7533 is connected as a voltage output DAC in Figure 6. OUT1 is connected to the external reference and OUT2 is grounded.  $V_{REF}$ , now the DAC output, is a voltage source with a constant output resistance of  $R_{ladder}$  (nominally  $10k\Omega$ ). In most circuits this output is buffered with an op-amp.

An advantage of voltage mode operation is single supply operation for the complete circuit, i.e. a negative reference is not required for a positive output. It is important to note that the range of the reference is restricted. The reference input (voltage at OUT1) must

# CMOS Low Cost 10 Bit Multiplying D/A Converter




Figure 5. Bipolar Operation (4-Quadrant Multiplication)

always be positive and is limited to no more than 3.5V when  $V_{DD}$  is 15V. If the reference voltage is greater than 3.5V, or  $V_{DD}$  is reduced, linearity is degraded.

#### **Dynamic Considerations**

In static or DC applications, the AC characteristics of the output amplifier are not critical. In higher speed applications, where either the reference input is an AC signal or the DAC output must quickly settle to a new programmed value, the AC parameters of the output op-amp must be considered.

Another error source in dymamic applications is parasitic coupling of signal from the  $V_{\text{REF}}$  terminal to OUT1 or OUT2. This is normally a function of board layout and package lead-to-lead capacitance. Signals can also be injected into the DAC outputs when the digital inputs are switched. This digital feedthrough is mostly dependent on circuit board layout and on-chip capacitive coupling. Layout induced feedthrough can be minimized with guard traces between digital inputs,  $V_{\text{REF}}$ , and the DAC outputs.



		DI	IGI	TAI	. IN	IPL	ANALOG OUTPUT			
1	1	1	1	1	1	1	1	1	1	-V <sub>REF</sub> (1 - 2 <sup>-10</sup> )
1	0	0	0	0	0	0	0	0	1	-V <sub>REF</sub> (½ + 2 <sup>-10</sup> )
1	0	0	0	0	0	0	0	0	0	-V <sub>REF</sub> /2
0	1	1	1	1	1	1	1	1	1	-V <sub>REF</sub> (½ - 2 <sup>-10</sup> )
Э	0	0	0	0	0	0	0	0	1	-V <sub>REF</sub> (2 -10)
0	0	0	0	0	0	0	0	0	0	0





Figure 6. Voltage Mode Operation

## Table 2: Code Table — Bipolar (Offset Binary) Operation


		D	Gľ	TAL	- 11	IPL	ANALOG OUTPUT			
1	1	1	1	1	1	1	1	1	1	-V <sub>REF</sub> (1 - 2 - 9)
1	0	0	0	0	0	0	0	0	1	-V <sub>REF</sub> (2-9)
1	0	0	0	0	0	0	0	0	0	0
0	1	1	1	1	1	1	1	1	1	V <sub>REF</sub> (2-9)
0	0	0	0	0	0	0	0	0	1	V <sub>REF</sub> (1 - 2 <sup>-9</sup> )
0	0	0	0	0	0	0	0	0	0	V <sub>REF</sub>

# MX7533 CMOS Low Cost 10 Bit Multiplying D/A Converter

Chip Topography





#### Package Information



# CMOS Low Cost 10 Bit Multiplying D/A Converter


Package Information (continued)





# MX7533 CMOS Low Cost 10 Bit Multiplying D/A Converter

Package Information (continued)





Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## **Maxim Integrated:**

<u>MX7533KCWE+</u> <u>MX7533JCWE+</u> <u>MX7533JCWE+T</u> <u>MX7533JEWE+</u> <u>MX7533JEWE+T</u> <u>MX7533KP+T</u> <u>MX7533KP+T</u> <u>MX7533LCWE+T</u> <u>MX7533LCWE+T</u> <u>MX7533LCWE+T</u> <u>MX7533LD+T</u> <u>MX75</u>