ABSOLUTE MAXIMUM RATINGS

Supply Voltage (V_{CC}) to GND-0.3V to +6V Control Input Voltage (RE, DE, DI, SHDN, TXP, RXP)

		,,,
	to GND	0.3V to (V _{CC} + 0.3V)
	Driver Output Voltage (Y, Z) to GND	8V to +13V
	Receiver Input Voltage (A, B) to GND	8V to +13V
	Differential Driver Output Voltage (Y - Z).	±8V
	Differential Receiver Input (A - B)	±8V
	Receiver Output Voltage (RO) to GND	0.3V to (V _{CC} + 0.3V)
1	Output Driver Current (Y, Z)	±250mA

Continuous Power Dissipation ($T_A = +70^{\circ}C$)
8-Pin SO (derate 5.88mW/°C above +70°C)471mW
8-Pin DIP (derate 9.09mW/°C above +70°C)727mW
14-Pin SO (derate 8.33mW/°C above +70°C)667mW
14-Pin DIP (derate 10mW/°C above +70°C)800mW
Operating Temperature Range
MAX346_C0°C to +70°C
MAX346_E40°C to +85°C
Junction Temperature+150°C
Storage Temperature Range65°C to +150°C
Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{CC} = +5V ±5%, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at V_{CC} = +5V and T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDIT	IONS	MIN	ТҮР	MAX	UNITS	
Power-Supply Range	V _{CC}			4.75		5.25	V	
DRIVER								
Differential Driver Output (no load)	VOD	Figure 5, R = ∞				V _{CC}	V	
Differential Driver Output	VOD	Figure 5, R = 27Ω		2.1			V	
Change in Magnitude of Differential Output Voltage	ΔV _{OD}	Figure 5, R = 50Ω or 27 (Note 2)	7Ω			0.2	V	
Driver Common-Mode Output Voltage	V _{OC}	Figure 5, R = 50Ω or 27	7Ω			3	V	
Change in Magnitude of Common-Mode Voltage	ΔV _{OC}	Figure 5, R = 50Ω or 27 (Note 2)	$^{7}\Omega$			0.2	V	
Input High Voltage	VIH	DE, DI, RE, SHDN		2.0			V	
Input Low Voltage	VIL	DE, DI, RE, SHDN				0.8	V	
Input Hysteresis	V _{HYS}	DE, DI, RE, SHDN			50		mV	
Output Leakage (Y and Z) Full	le.	DE = GND, V _{CC} =	$V_{IN} = +12V$			+125		
Duplex	lo	GND or +5.25V	$V_{IN} = -7V$	-100			μA	
Input Current	l _{IN}	DI, RE, DE, SHDN				±1	μA	
Pulldown Current		$RXP = TXP = V_{CC}$		5	15	30	μA	
Driver Short-Circuit Output	laan	$0 \le V_{OUT} \le 12V$, output	low			+250		
Current (Note 3)	IOSD	$-7V \le V_{OUT} \le V_{CC}$, outp	out high	-250			mA	
Driver Short-Circuit Foldback		$(V_{CC} - 1V) \le V_{OUT} \le 12$	V, output low	+25			m۸	
Output Current (Note 3)	IOSFD	$-7V \le V_{OUT} \le 1V$, output	it high			-25	mA	
Thermal Shutdown Threshold					140		°C	
RECEIVER								
Differential Input Capacitance	Ca, b				8		pF	
Input Current (A and B) Full Duplex	I _{A, B}	DE = GND, V _{CC} = GND or 5.25V	$V_{IN} = +12V$ $V_{IN} = -7V$	-200		250	μA	
Receiver Differential Threshold Voltage	V _{TH}	$-7V \le V_{CM} \le 12V$.	-200	-125	-50	mV	

M/X/M

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +5V \pm 5\%, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $V_{CC} = +5V$ and $T_A = +25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
Receiver Input Hysteresis	ΔV_{TH}	$V_A + V_B = 0$		20		mV
Receiver Output High Voltage	Voh	I_{O} = -4mA, V_{A} - V_{B} = V_{TH}	V _{CC} - 1.5			V
Receiver Output Low Voltage	Vol	$I_O = 4mA$, $V_B - V_A = V_{TH}$			0.4	V
Three-State Output Current at Receiver	I _{OZR}	$0 \le V_0 \le V_{CC}$			±1	μA
Receiver Input Resistance	R _{IN}	$-7V \le V_{CM} \le 12V$	48			kΩ
Receiver Output Short-Circuit Current	IOSR	$0 \le V_{RO} \le V_{CC}$	±7		±95	mA
SUPPLY CURRENT	1					
Normal Operation (static condition)	IQ	No load, $DI = V_{CC}$ or $DI = GND$		2.5	4	mA
Supply Current in SHDN	ISHDN	DE = GND and \overline{RE} = V _{CC} , or SHDN = V _{CC}		1	10	μA
SWITCHING CHARACTERISTICS						
Driver Propagation Delay	tplh tphl	Figures 6 and 7, $R_{DIFF} = 54\Omega$, C _L = 50pF			20	ns
Driver Differential Output Rise or Fall Time	t _R t _F	Figures 6 and 7, $R_{DIFF} = 54\Omega$, CL = 50pF			20	ns
Driver Output Skew It _{PLH} - t _{PHL} I	tskew	Figures 6 and 7, $R_{DIFF} = 54\Omega$, C _L = 50pF, TXP = GND or floating			2	ns
Maximum Data Rate			20			Mbps
Driver Enable to Output High	tzH	Figures 8 and 9, S2 closed, $R_L = 500\Omega$, $C_L = 50pF$			100	ns
Driver Enable to Output Low	tzL	Figures 8 and 9, S1 closed, $R_L = 500\Omega$, $C_L = 50pF$			100	ns
Driver Disable Time from Low	t _{LZ}	Figures 8 and 9, S1 closed, $R_L = 500\Omega$, $C_L = 50pF$			100	ns
Driver Disable Time from High	tHZ	Figures 8 and 9, S2 closed, $R_L = 500\Omega$, $C_L = 50pF$			100	ns
Receiver Propagation Delay	t _{PLH}	Figure 10, C _L = 15pF (Note 4)			20	200
neceiver i ropagation Delay	t PHL				20	ns
Receiver Output Skew $ t_{PLH} - t_{PHL} $	t SKEW	Figure 10, $C_L = 15pF$, RXP = GND or floating (Note 4)			2	ns
Receiver Enable to Output Low	t _{ZL}	Figures 8 and 11, $R_L = 1k\Omega$, $C_L = 15pF$, S1 closed (Note 4)			100	ns
Receiver Enable to Output High	tzH	Figures 8 and 11, $R_L = 1k\Omega$, $C_L = 15pF$, S2 closed (Note 4)			100	ns
Receiver Disable Time from Low	t _{LZ}	Figures 8 and 11, $R_L = 1k\Omega$, $C_L = 15pF$, S1 closed (Note 4)			100	ns
Receiver Disable Time from High	t _{HZ}	Figures 8 and 11, $R_L = 1k\Omega$, $C_L = 15pF$, S2 closed (Note 4)			100	ns

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +5V \pm 5\%, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $V_{CC} = +5V$ and $T_A = +25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Time to Shutdown	t SHDN	(Note 5)	50		800	ns
Driver Enable from Shutdown to Output High	^t ZH (SHDN)	Figures 8 and 9, $R_L = 500\Omega$, $C_L = 50pF$, S2 closed (Note 5)			4	μs
Driver Enable from Shutdown to Output Low	tzl (SHDN)	Figures 8 and 9, $R_L = 500\Omega$, $C_L = 50pF$, S1 closed (Note 5)			4	μs
Receiver Enable from Shutdown to Output High	^t ZH (SHDN)	Figures 8 and 11, $R_L = 1k\Omega$, $C_L = 15pF$, S2 closed (Notes 4, 5)			4	μs
Receiver Enable from Shutdown to Output Low	tzl (SHDN)	Figures 8 and 11, $R_L = 1k\Omega$, $C_L = 15pF$, S1 closed (Notes 4, 5)			4	μs

Note 1: All currents into the device are positive; all currents out of the device are negative. All voltages are referenced to device ground, unless otherwise noted.

Note 2: ΔV_{OD} and ΔV_{OC} are the changes in V_{OD} and V_{OC} , respectively, when the DI input changes state.


Note 3: The short-circuit output current applies to peak current just prior to foldback-current limiting; the short-circuit foldback output current applies during current limiting to allow a recovery from bus contention.

Note 4: Capacitive load includes test probe and fixture capacitance.

Note 5: Shutdown is enabled by bringing RE high and DE low or by bringing SHDN high. If the enable inputs are in this state for less than 50ns, the device is guaranteed not to enter shutdown. If the enable inputs are in this state for at least 800ns, the device is guaranteed to have entered shutdown.


$(V_{CC} = +5V, T_A = +25^{\circ}C, unless otherwise noted.)$







Typical Operating Characteristics (continued)

 $(V_{CC} = +5V, T_A = +25^{\circ}C, unless otherwise noted.)$




MAX3460-MAX3464





Typical Operating Characteristics (continued)



Pin Description

PIN					
MAX3460/ MAX3461	MAX3462	MAX3463/ MAX3464	NAME	FUNCTION	
		HALF DUPLEX			
1			SHDN	Shutdown. Drive SHDN high to enter low-power shutdown mode.	
2	2	1	RO	Receiver Output. When \overline{RE} is low and (A - B) \geq -50mV, RO is high; if (A - B) \leq -200mV, RO is low.	
3	—	2	RE	Receiver Output Enable. Drive $\overline{\text{RE}}$ low to enable RO; RO is high impedance when $\overline{\text{RE}}$ is high. Drive $\overline{\text{RE}}$ high and DE low to enter low-power shutdown mode.	
4	_	3	DE	Driver Output Enable. Drive DE high to enable driver output. These outputs are high impedance when DE is low. Drive $\overline{\text{RE}}$ high and DE low to enter low-power shutdown mode.	
5	3	4 DI the inverting output		Driver Input. With DE high, a low on DI forces the noninverting output low and the inverting output high. Similarly, a high on DI forces the noninverting output high and the inverting output low.	
6, 7	4	5	GND	Ground	
8	_	_	TXP	Transmitter Phase. Connect TXP to GND, or leave unconnected for normal transmitter phase/polarity. Connect TXP to V_{CC} to invert the transmitter phase/polarity. TXP has an internal 15µA pulldown.	
9	5	—	Y	Noninverting Driver Output	
10	6		Z	Inverting Driver Output	
11	7		В	Inverting Receiver Input	
12	8	—	Α	Noninverting Receiver Input	
13	—	—	RXP	Receiver Phase. Connect RXP to GND, or leave unconnected for normal receiver phase/polarity. Connect RXP to V_{CC} to invert the receiver phase/polarity. RXP has an internal 15µA pulldown.	
14	1	8	V _{CC}	Positive Supply: +4.75V \leq V _{CC} \leq +5.25V. Bypass V _{CC} to GND with a 0.1µF capacitor.	
		7	В	Inverting Receiver Input and Inverting Driver Output	
		6	А	Noninverting Receiver Input and Noninverting Driver Output	

MAX3460-MAX3464

_Function Tables

MAX3460/MAX3461

TRANSMITTING							
INPUTS OUTPUTS							
RE	RE DE DI SHDN				Y		
Х	1	1	0	0	1		
Х	1	0	0	1 0			
0	0	Х	0	High-Z High			
1	1 0 X X Shutdown						
Х	X X X 1 Shutdown						

RECEIVING							
	INPUTS						
RE	RE DE A-B SHDN						
0	Х	≥ -0.05V	0	1			
0	Х	≤ -0.2V	0	0			
0	Х	Open/Shorted	0	1			
1	1	Х	0	High-Z			
1	0	Х	Х	Shutdown			
Х	Х	Х	1	Shutdown			

MAX3462

TRANSMITTING					
INPUT OUTPUTS					
DI	Z Y				
1	0	1			
0	1	0			


RECEIVING				
INPUTS OUTPUT				
A–B	RO			
≥ -0.05V	1			
≤ -0.2V	0			
Open/Shorted	1			

MAX3463/MAX3464

TRANSMITTING						
INPUTS OUTPUTS						
RE DE DI B A						
Х	1	1	0	1		
Х	1	0	1	0		
0	0	Х	High-Z	High-Z		
1	0	Х	Shutdown			

RECEIVING								
	INPUTS OUTPUT							
RE	DE	A–B	RO					
0	Х	≥ -0.05V	1					
0	Х	≤ -0.2V	0					
0	Х	Open/Shorted	1					
1	1	Х	High-Z					
1	0	Х	Shutdown					

MAX3460-MAX3464



Pin Configurations and Typical Operating Circuit

Figure 1. MAX3460/MAX3461 Pin Configuration and Typical Full-Duplex Operating Circuit




Figure 2. MAX3462 Pin Configuration and Typical Full-Duplex Operating Circuit




Figure 3. MAX3463/MAX3464 Pin Configuration and Typical Full-Duplex Operating Circuit

Detailed Description

The MAX3460–MAX3464 high-speed transceivers for RS-485/RS-422 communication contain one driver and one receiver. These devices feature true fail-safe circuitry, which guarantees a logic-high receiver output when the receiver inputs are open or shorted, or when they are connected to a terminated transmission line with all drivers disabled (see the *True Fail-Safe* section). The MAX3460–MAX3464's driver slew rates allow transmit speeds up to 20Mbps.

The MAX3463 and MAX3464 are half-duplex transceivers, while the MAX3460, MAX3461, and MAX3462 are full-duplex transceivers. All of these parts operate from a single +5V supply. Drivers are output short-circuit current limited. Thermal shutdown circuitry protects drivers against excessive power dissipation. When activated, the thermal shutdown circuitry places the driver outputs into a high-impedance state. The MAX3460 and MAX3463 devices have a hot-swap input structure that prevents disturbances on the differential signal lines when a circuit board is plugged into a "hot" backplane (see *Hot Swap* section). All devices have output levels that are compatible with Profibus standards.

True Fail-Safe

The MAX3460–MAX3464 guarantee a logic-high receiver output when the receiver inputs are shorted or open, or when they are connected to a terminated transmission line with all drivers disabled. This is done by setting the receiver threshold between -50mV and -200mV. If the differential receiver input voltage (A - B) is greater than or equal to -50mV, RO is logic high. If A - B is less than or equal to -200mV, RO is logic low. In the case of a terminated bus with all transmitters disabled, the receiver's differential input voltage is pulled to 0V by the termination. With the receiver thresholds of the MAX3460–MAX3464, this results in a logic high with a 50mV minimum noise margin. Unlike previous true fail-safe devices, the -50mV to -200mV threshold complies with the ±200mV EIA/TIA-485 standard.

Hot-Swap Capability

Hot-Swap Inputs

When circuit boards are inserted into a "hot" or powered backplane, disturbances to the enable and differential receiver inputs can lead to data errors. Upon initial circuit board insertion, the processor undergoes its power-up sequence. During this period, the output drivers are high impedance and are unable to drive the DE input of the MAX3460/MAX3463 to a defined logic level. Leakage currents up to 10μ A from the highimpedance output could cause DE to drift to an incorrect logic state. Additionally, parasitic circuit board capacitance could cause coupling of V_{CC} or GND to DE. These factors could improperly enable the driver.

When V_{CC} rises, an internal pulldown circuit holds DE low for around 15µs. After the initial power-up sequence, the pulldown circuit becomes transparent, resetting the hot-swap tolerable input.

Hot-Swap Input Circuitry

The MAX3460/MAX3463 enable inputs feature hot-swap capability. At the input there are two NMOS devices, M1 and M2 (Figure 4). When V_{CC} ramps from 0, an internal 15µs timer turns on M2 and sets the SR latch, which also turns on M1. Transistors M2, a 2mA current sink, and M1, a 100µA current sink, pull DE to GND through a 5.6k Ω resistor. M2 is designed to pull DE to the disabled state against an external parasitic capacitance up to 100pF that can drive DE high. After 15µs, the timer deactivates M2 while M1 remains on, holding DE low against three-state leakages that can drive DE high. M1 remains on until an external source overcomes the required input current. At this time, the SR latch resets and M1 turns off. When M1 turns off, DE reverts to a standard, high-impedance CMOS input. Whenever VCC drops below 1V, the hot-swap input is reset.

For \overline{RE} there is a complimentary circuit employing two PMOS devices pulling \overline{RE} to V_{CC}.




Figure 4. Simplified Structure of the Driver Enable Pin (DE)

M/IXI/M

+5V, Fail-Safe, 20Mbps, Profibus RS-485/




Figure 5. Driver DC Test Load




Figure 6. Driver Timing Test Circuit

OUTPUT UNDER TEST

Figure 8. Enable/Disable Timing Test Load








Figure 9. Driver Enable and Disable Times










f = 1MHz, t_R \leq 3ns, t_F \leq 3ns 3V DI 1.5V 1.5V **t**PHL **t**PLH 1/2 V₀ 1/2 V0 $V_{DIFF} = V(Y) - V(Z)$ V₀ 90% V_{DIFF} 0 10% 10% -Vo te tR t_{SKEW} = | t_{PLH} - t_{PHL} |

Figure 7. Driver Propagation Delays





Applications Information

128 Transceivers on the Bus

The standard RS-485 receiver input impedance is $12k\Omega$ (one-unit load), and the standard driver can drive up to 32 unit loads. The MAX3460–MAX3464 family of transceivers has a 1/4-unit-load receiver input impedance (48k Ω), allowing up to 128 transceivers to be connected in parallel on one communication line. Any combination of these devices and/or other RS-485 transceivers with a total of 32 unit loads or less can be connected to the line.

Low-Power Shutdown Mode (except MAX3462)

Low-power shutdown mode is initiated by bringing SHDN high (MAX3460/MAX3461), or both \overline{RE} high and DE low. In shutdown, the devices typically draw only 1µA of supply current. \overline{RE} and DE can be driven simultaneously; the parts are guaranteed not to enter shutdown if \overline{RE} is high and DE is low for less than 50ns. If the inputs are in this state for at least 800ns, the parts are guaranteed to enter shutdown.

Driver Output Protection

Two mechanisms prevent excessive output current and power dissipation caused by faults or by bus contention. The first, a foldback current limit on the output stage, provides immediate protection against short circuits over the whole common-mode voltage range (see *Typical Operating Characteristics*). The second, a thermal shutdown circuit, forces the driver outputs into a high-impedance state if the die temperature exceeds $+140^{\circ}$ C.

Propagation Delay

Many digital encoding schemes depend on the difference between the driver and receiver propagation delay times. Typical propagation delays are shown in the *Typical Operating Characteristics*. The difference in receiver delay times, ltpLH - tpHLl, is a maximum of 2ns. The driver skew time ltpLH - tpHLl is also a maximum of 2ns.

Typical Applications

The MAX3460–MAX3464 transceivers are designed for bidirectional data communications on multipoint bus transmission lines. Figures 13 and 14 show typical network applications circuits. To minimize reflections, the line should be terminated at both ends in its characteristic impedance, and stub lengths off the main line should be kept as short as possible.

Profibus Termination

The MAX3460–MAX3464 are designed for driving Profibus termination networks. With a worst-case loading of two termination networks with 220 Ω termination impedance and 390 Ω pullups and pulldowns, the drivers can drive V_{A-B}> 2.1V output.

Chip Information

TRANSISTOR COUNT: 610 PROCESS: BiCMOS

_Ordering Information (continued)

PART	TEMP RANGE	PIN-PACKAGE
MAX3461CSD	0°C to +70°C	14 SO
MAX3461CPD	0°C to +70°C	14 Plastic DIP
MAX3461ESD	-40°C to +85°C	14 SO
MAX3461EPD	-40°C to +85°C	14 Plastic DIP
MAX3462CSA	0°C to +70°C	8 SO
MAX3462CPA	0°C to +70°C	8 Plastic DIP
MAX3462ESA	-40°C to +85°C	8 SO
MAX3462EPA	-40°C to +85°C	8 Plastic DIP
MAX3463CSA	0°C to +70°C	8 SO
MAX3463CPA	0°C to +70°C	8 Plastic DIP
MAX3463ESA	-40°C to +85°C	8 SO
MAX3463EPA	-40°C to +85°C	8 Plastic DIP
MAX3464CSA	0°C to +70°C	8 SO
MAX3464CPA	0°C to +70°C	8 Plastic DIP
MAX3464ESA	-40°C to +85°C	8 SO
MAX3464EPA	-40°C to +85°C	8 Plastic DIP




Figure 13. Typical Half-Duplex RS-485 Network





Figure 14. Typical Full-Duplex RS-485 Network


Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <u>www.maxim-ic.com/packages</u>.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <u>www.maxim-ic.com/packages</u>.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2003 Maxim Integrated Products

14

Printed USA

is a registered trademark of Maxim Integrated Products.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

MAX3460CSD+MAX3460ESD+MAX3462CSA+MAX3462ESA+MAX3463CSA+MAX3463ESA+MAX3464CSA+MAX3464ESA+MAX3460CSD+TMAX3460ESD+TMAX3461CSD+MAX3461CSD+TMAX3461ESD+TMAX3461ESD+TMAX3462CSA+TMAX3462ESA+TMAX3463CPA+MAX3463CSA+TMAX3463ESA+TMAX3464CSA+TMAX3464ESA+TMAX3464ESA+TMAX3464ESA+TMAX3464ESA+T