
ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage	
V+ to V	12.6V
V+ to GND	12.6V
V ⁻ to GND	10V to 0.3V
Differential Input Voltage	±12.6V
Latch Pin Voltage	7V
Input and Latch Current	±10mA

Output Current (Continuous)	. ±20mA
Operating Temperature Range40°C	to 85°C
Specified Temperature Range (Note 2)40°C	to 85°C
Junction Temperature	150°C
Storage Temperature Range65°C t	:o 150°C
Lead Temperature (Soldering, 10 sec)	300°C

PACKAGE/ORDER INFORMATION



Consult factory for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS

The \bullet denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V^+ = 2.7V$ or $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V^+/2$, $V_{LATCH} = 0.8V$, $C_{LOAD} = 10pF$, $V_{OVERDRIVE} = 20mV$, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V+	Positive Supply Voltage Range		•	2.4		7	V
V _{OS}	Input Offset Voltage (Note 4)	$\begin{array}{l} R_S = 50\Omega, \ V_{CM} = V^+\!/2 \\ R_S = 50\Omega, \ V_{CM} = V^+\!/2 \\ R_S = 50\Omega, \ V_{CM} = 0V \\ R_S = 50\Omega, \ V_{CM} = V^+ \end{array}$	•		0.5 0.7 1	5.0 6.0	mV mV mV
$\Delta V_{OS}/\Delta T$	Input Offset Voltage Drift		•		10		μV/°C
I _{OS}	Input Offset Current		•		0.2	3 6	μA μA
I _B	Input Bias Current (Note 5)		•	-18 -35	-5	5 10	μA μA
V _{CM}	Input Voltage Range (Note 9)		•	-0.1		V+ + 0.1	V
CMRR	Common Mode Rejection Ratio	$\begin{array}{l} V^{+} = 5V, \ 0V \leq V_{CM} \leq 5V \\ V^{+} = 5V, \ 0V \leq V_{CM} \leq 5V \\ V^{+} = 2.7V, \ 0V \leq V_{CM} \leq 2.7V \\ V^{+} = 2.7V, \ 0V \leq V_{CM} \leq 2.7V \end{array}$	•	56 53 54 50	65 65		dB dB dB dB
PSRR+	Positive Power Supply Rejection Ratio	$2.4V \le V^+ \le 7V, V_{CM} = 0V$	•	58 56	75		dB dB



ELECTRICAL CHARACTERISTICS

The ullet denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V^+ = 2.7V$ or $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V^+/2$, $V_{LATCH} = 0.8V$, $C_{LOAD} = 10pF$, $V_{OVERDRIVE} = 20mV$, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
PSRR-	Negative Power Supply Rejection Ratio	$-7V \le V^- \le 0V, V^+ = 5V, V_{CM} = 5V$	•	60 58	80		dB dB
A _V	Small-Signal Voltage Gain (Note 10)			1	15		V/mV
V _{OH}	Output Voltage Swing HIGH	I _{OUT} = 1mA, V _{OVERDRIVE} = 50mV I _{OUT} = 10mA, V _{OVERDRIVE} = 50mV	•	V ⁺ -0.5 V ⁺ -0.7	V ⁺ -0.2 V ⁺ -0.4		V
V _{OL}	Output Voltage Swing LOW	I _{OUT} = -1mA, V _{OVERDRIVE} = 50mV I _{OUT} = -10mA, V _{OVERDRIVE} = 50mV	•		0.20 0.35	0.4 0.5	V
I ⁺	Positive Supply Current (Per Comparator)	V ⁺ = 5V, V _{OVERDRIVE} = 1V	•		15	19 26	mA mA
<u> -</u>	Negative Supply Current (Per Comparator)	V ⁺ = 5V, V _{OVERDRIVE} = 1V	•		8	10 13	mA mA
V _{IH}	Latch Pin High Input Voltage		•	2.4			V
V_{IL}	Latch Pin Low Input Voltage		•			0.8	V
I _{IL}	Latch Pin Current	V _{LATCH} = V ⁺	•			15	μΑ
t _{PD}	Propagation Delay (Note 6)	$\Delta V_{IN} = 100$ mV, $V_{OVERDRIVE} = 20$ mV $\Delta V_{IN} = 100$ mV, $V_{OVERDRIVE} = 20$ mV $\Delta V_{IN} = 100$ mV, $V_{OVERDRIVE} = 5$ mV	•		4.5 5.5	6.0 8.5	ns ns ns
Δt_{PD}	Differential Propagation Delay (Note 6)	ΔV _{IN} = 100mV, V _{OVERDRIVE} = 20mV			0.5	1.5	ns
t _r	Output Rise Time	10% to 90%			2		ns
$\overline{t_f}$	Output Fall Time	90% to 10%			2		ns
t _{LPD}	Latch Propagation Delay (Note 7)				5		ns
t _{SU}	Latch Setup Time (Note 7)				1		ns
t _H	Latch Hold Time (Note 7)				0		ns
t _{DPW}	Minimum Latch Disable Pulse Width (Note 7)				5		ns
f _{MAX}	Maximum Toggle Frequency	V _{IN} = 100mV _{P-P} Sine Wave			100		MHz
t _{JITTER}	Output Timing Jitter	$V_{IN} = 630 \text{mV}_{P-P} \text{ (0dBm) Sine Wave, f} = 30 \text{MHz}$			11		ps _{RMS}

The ullet denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V^+ = 5V$, $V^- = -5V$, $V_{CM} = 0V$, $V_{LATCH} = 0.8V$, $C_{LOAD} = 10pF$, $V_{OVERDRIVE} = 20mV$, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V+	Positive Supply Voltage Range		•	2.4		7	V
V-	Negative Supply Voltage Range (Note 3)		•	-7		0	V
V _{OS}	Input Offset Voltage (Note 4)	$\begin{array}{l} R_S = 50\Omega, V_{CM} = 0V \\ R_S = 50\Omega, V_{CM} = 0V \\ R_S = 50\Omega, V_{CM} = 5V \\ R_S = 50\Omega, V_{CM} = -5V \end{array}$	•		0.5 0.7 1	5.0 6.0	mV mV mV
$\Delta V_{OS}/\Delta T$	Input Offset Voltage Drift				10		μV/°C
I _{OS}	Input Offset Current		•		0.2	3 6	μA μA
I _B	Input Bias Current (Note 5)		•	-18 -35	-5	5 10	μA μA
V _{CM}	Input Voltage Range		•	-5.1		5.1	V
CMRR	Common Mode Rejection Ratio	$-5V \le V_{CM} \le 5V$	•	61 58	75		dB dB
PSRR+	Positive Power Supply Rejection Ratio	$2.4V \le V^+ \le 7V, V_{CM} = -5V$	•	58 56	85		dB dB
PSRR-	Negative Power Supply Rejection Ratio	$-7V \le V^- \le 0V, V_{CM} = 5V$	•	60 58	80		dB dB



ELECTRICAL CHARACTERISTICS

The ullet denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V^+ = 5V$, $V^- = -5V$, $V_{CM} = 0V$, $V_{LATCH} = 0.8V$, $C_{LOAD} = 10pF$, $V_{OVERDRIVE} = 20mV$, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
A _V	Small-Signal Voltage Gain			1	15		V/mV
V _{OH}	Output Voltage Swing HIGH (Note 8)	I _{OUT} = 1mA, V _{OVERDRIVE} = 50mV I _{OUT} = 10mA, V _{OVERDRIVE} = 50mV	•	4.5 4.3	4.8 4.6		V
V _{0L}	Output Voltage Swing LOW (Note 8)	$I_{OUT} = -1$ mA, $V_{OVERDRIVE} = 50$ mV $I_{OUT} = -10$ mA, $V_{OVERDRIVE} = 50$ mV	•		0.20 0.30	0.4 0.5	V
+	Positive Supply Current (Per Comparator)	V _{OVERDRIVE} = 1V	•		17	22 30	mA mA
<u> </u> -	Negative Supply Current (Per Comparator)	V _{OVERDRIVE} = 1V	•		9	12 15	mA mA
V _{IH}	Latch Pin High Input Voltage		•	2.4			V
V_{IL}	Latch Pin Low Input Voltage		•			0.8	V
I _{IL}	Latch Pin Current	V _{LATCH} = V ⁺	•			15	μА
t _{PD}	Propagation Delay (Notes 6, 11)	ΔV_{IN} = 100mV, $V_{OVERDRIVE}$ = 20mV ΔV_{IN} = 100mV, $V_{OVERDRIVE}$ = 20mV ΔV_{IN} = 100mV, $V_{OVERDRIVE}$ = 5mV	•		4.5 5.5	6.0 8.5	ns ns ns
Δt_{PD}	Differential Propagation Delay (Notes 6, 11)	ΔV _{IN} = 100mV, V _{OVERDRIVE} = 20mV			0.5	1.5	ns
$\overline{t_r}$	Output Rise Time	10% to 90%			2		ns
t _f	Output Fall Time	90% to 10%			2		ns
t _{LPD}	Latch Propagation Delay (Note 7)				5		ns
t _{SU}	Latch Setup Time (Note 7)				1		ns
t _H	Latch Hold Time (Note 7)				0		ns
t _{DPW}	Minimum Latch Disable Pulse Width (Note 7)				5		ns
f _{MAX}	Maximum Toggle Frequency	V _{IN} = 100mV _{P-P} Sine Wave			100		MHz
t _{JITTER}	Output Timing Jitter	$V_{IN} = 630 \text{mV}_{P-P} \text{ (0dBm) Sine Wave, f} = 30 \text{MHz}$			11		ps _{RMS}

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: The LT1711C/LT1712C are guaranteed to meet specified performance from 0°C to 70°C. They are designed, characterized and expected to meet specified performance from -40°C to 85°C but are not tested or QA sampled at these temperatures. The LT1711I/LT1712I are quaranteed to meet specified performance from -40°C to 85°C.

Note 3: The negative supply should not be greater than the ground pin voltage and the maximum voltage across the positive and negative supplies should not be greater than 12V.

Note 4: Input offset voltage (V_{OS}) is measured with the LT1711/LT1712 in a configuration that adds external hysteresis. It is defined as the average of the two hysteresis trip points.

Note 5: Input bias current (I_B) is defined as the average of the two input currents

Note 6: Propagation delay (t_{PD}) is measured with the overdrive added to the actual V_{OS} . Differential propagation delay is defined as: $\Delta t_{PD} = t_{PD}^+ - t_{PD}^-$. Load capacitance is 10pF. Due to test system requirements, the LT1711/LT1712 propagation delay is specified with a $1k\Omega$ load to ground for $\pm 5V$ supplies, or to mid-supply for 2.7V or 5V single supplies.

Note 7: Latch propagation delay (t_{LPD}) is the delay time for the output to respond when the latch pin is deasserted. Latch setup time (t_{SU}) is the

interval in which the input signal must remain stable prior to asserting the latch signal. Latch hold time (t_H) is the interval after the latch is asserted in which the input signal must remain stable. Latch disable pulse width (t_{DPW}) is the width of the negative pulse on the latch enable pin that latches in new data on the data inputs.

Note 8: Output voltage swings are characterized and tested at $V^+ = 5V$ and $V^- = 0V$. They are guaranteed by design and correlation to meet these specifications at $V^- = -5V$.

Note 9: The input voltage range is tested under the more demanding conditions of $V^+ = 5V$ and $V^- = -5V$. The LT1711/LT1712 are guaranteed by design and correlation to meet these specifications at $V^- = 0V$.

Note 10: The LT1711/LT1712 voltage gain is tested at $V^+ = 5V$ and $V^- = -5V$ only. Voltage gain at single supply $V^+ = 5V$ and $V^+ = 2.7V$ is guaranteed by design and correlation.


Note 11: The LT1711/LT1712 t_{PD} is tested at $V^+ = 5V$ and 2.7V with $V^- = 0V$. Propagation delay at $V^+ = 5V$, $V^- = -5V$ is guaranteed by design and correlation.

Note 12: Care must be taken to make sure that the LT1711/LT1712 do not exceed T_{JMAX} when operating with $\pm 5V$ supplies over the industrial temperature range. T_{JMAX} is not exceeded for DC inputs, but supply current increases with switching frequency (see Typical Performance Characteristics).




TYPICAL PERFORMANCE CHARACTERISTICS


Input Offset Voltage vs Temperature




Propagation Delay vs Load Capacitance




Propagation Delay vs Temperature




Propagation Delay vs Input Common Mode Voltage




Propagation Delay vs Positive Supply Voltage




Positive Supply Current vs Positive Supply Voltage




Positive Supply Current vs Switching Frequency



Negative Supply Current vs Negative Supply Voltage



Input Bias Current vs Input Common Mode Voltage





Input Bias Current vs

INPUT BIAS CURRENT (µA)

-8 -50 -25


TYPICAL PERFORMANCE CHARACTERISTICS


50

TEMPERATURE (°C)


100 125

171112 G10







Output Timing Jitter vs Switching Frequency



Output Rising Edge, 5V Supply



Output Falling Edge, 5V Supply



PIN FUNCTIONS

LT1711

V+ (Pins 1): Positive Supply Voltage, Usually 5V.

+IN (Pin 2): Noninverting Input.

-IN (Pin 3): Inverting Input.

V⁻ (Pins 4): Negative Supply Voltage, Usually 0V or –5V.

LATCH ENABLE (Pin 5): Latch Enable Input. With a logic

high, the output is latched.

GND (Pin 6): Ground Supply Voltage, Usually 0V.

Q (Pin 7): Noninverting Output.

Q (Pin 8): Inverting Output.



PIN FUNCTIONS

LT1712

- -IN A (Pin 1): Inverting Input of A Channel Comparator.
- **+IN A (Pin 2):** Noninverting Input of A Channel Comparator.
- **V**⁻(**Pins 3, 6):** Negative Supply Voltage, Usually 5V. Pins 3 and 6 should be connected together externally.
- **V**⁺ (**Pins 4, 5**): Positive Supply Voltage, Usually 5V. Pins 4 and 5 should be connected together externally.
- **+IN B (Pin 7):** Noninverting Input of B Channel Comparator.
- -IN B (Pin 8): Inverting Input of B Channel Comparator.
- **LATCH ENABLE B (Pin 9):** Latch Enable Input of B Channel Comparator. With a logic high, the B output is latched.
- **GND (Pin 10):** Ground Supply Voltage of B Channel Comparator, Usually OV.

- **Q B (Pin 11):** Noninverting Output of B Channel Comparator.
- **Q B** (**Pin 12**): Inverting Output of B Channel Comparator.
- **Q** A (Pin 13): Inverting Output of A Channel Comparator.
- **Q A (Pin 14):** Noninverting Output of A Channel Comparator.
- **GND (Pin 15):** Ground Supply Voltage of A Channel Comparator, Usually OV
- **LATCH ENABLE A (Pin 16):** Latch Enable Input of A Channel Comparator. With a logic high, the A output is latched.

APPLICATIONS INFORMATION

Common Mode Considerations

The LT1711/LT1712 are specified for a common mode range of -5.1V to 5.1V on a $\pm 5V$ supply, or a common mode range of -0.1V to 5.1V on a single 5V supply. A more general consideration is that the common mode range is from 100mV below the negative supply to 100mV above the positive supply, independent of the actual supply voltage. The criteria for common mode limit is that the output still responds correctly to a small differential input signal.

When either input signal falls outside the common mode limit, the internal PN diode formed with the substrate can turn on resulting in significant current flow through the die. Schottky clamp diodes between the inputs and the supply rails speed up recovery from excessive overdrive conditions by preventing these substrate diodes from turning on.

Input Bias Current

Input bias current is measured with the outputs held at 2.5V with a 5V supply voltage. As with any rail-to-rail

differential input stage, the LT1711/LT1712 bias current flows into or out of the device depending upon the common mode level. The input circuit consists of an NPN pair and a PNP pair. For inputs near the negative rail, the NPN pair is inactive, and the input bias current flows out of the device; for inputs near the positive rail, the PNP pair is inactive, and these currents flow into the device. For inputs far enough away from the supply rails, the input bias current will be some combination of the NPN and PNP bias currents. As the differential input voltage increases, the input current of each pair will increase for one of the inputs and decrease for the other input. Large differential input voltages result in different input currents as the input stage enters various regions of operation. To reduce the influence of these changing input currents on system operation, use a low source resistance.

Latch Pin Dynamics

The internal latches of the LT1711/LT1712 comparators retain the input data (output latched) when their respective latch pin goes high. The latch pin will float to a low state when disconnected, but it is better to ground the



APPLICATIONS INFORMATION

latch when a flow-through condition is desired. The latch pin is designed to be driven with either a TTL or CMOS output. It has built-in hysteresis of approximately 100mV, so that slow moving or noisy input signals do not impact latch performance.

For the LT1712, if only one of the comparators is being used at a given time, it is best to latch the second comparator to avoid any possibility of interactions between the two comparators in the same package.

High Speed Design Techniques

The extremely fast speed of the LT1711/LT1712 necessitates careful attention to proper PC board layout and circuit design in order to prevent oscillations, as with most high speed comparators. The most common problem involves power supply bypassing which is necessary to maintain low supply impedance. Resistance and inductance in supply wires and PC traces can quickly build up to unacceptable levels, thereby allowing the supply voltages to move as the supply current changes. This movement of the supply voltages will often result in improper operation. In addition, adjacent devices connected through an unbypassed supply can interact with each other through the finite supply impedances.

Bypass capacitors furnish a simple solution to this problem by providing a local reservoir of energy at the device, thus keeping supply impedance low. Bypass capacitors should be as close as possible to the LT1711/LT1712 supply pins. A good high frequency capacitor, such as a 1000pF ceramic, is recommended in parallel with larger capacitors, such as a $0.1\mu F$ ceramic and a $4.7\mu F$ tantalum in parallel. These bypass capacitors should be soldered to the output ground plane such that the return currents do not pass through the ground plane under the input circuitry. The common tie point for these two ground planes should be at the board ground connection. Such stargrounding and ground plane separation is extremely important for the proper operation of ultra high speed circuits.

Poor trace routes and high source impedances are also common sources of problems. Keep trace lengths as short as possible and avoid running any output trace adjacent to an input trace to prevent unnecessary coupling. If output traces are longer than a few inches, provide proper

termination impedances (typically 100Ω to 400Ω) to eliminate any reflections that may occur. Also keep source impedances as low as possible, preferably much less than $1k\Omega$.

The input and output traces should also be isolated from one another. Power supply traces can be used to achieve this isolation as shown in Figure 1, a typical topside layout of the LT1712 on a multilayer PC board. Shown is the topside metal etch including traces, pin escape vias and the land pads for a GN16 LT1712 and its adjacent X7R 0805 bypass capacitors. The V+, V⁻ and GND traces all shield the inputs from the outputs. Although the two V⁻ pins are connected internally, they should be shorted together externally as well in order for both to function as shields. The same is true for the two V⁺ pins. The two GND pins are not connected internally, but in most applications they are both connected directly to the ground plane.




Figure 1. Typical LT1712 Topside Metal for Multilayer PCB Layout

Hysteresis

Another important technique to avoid oscillations is to provide positive feedback, also known as hysteresis, from the output to the input. Increased levels of hysteresis, however, reduce the sensitivity of the device to input voltage levels, so the amount of positive feedback should be tailored to particular system requirements. The LT1711/LT1712 are completely flexible regarding the application of hysteresis, due to rail-to-rail inputs and the complementary outputs. Specifically, feedback resistors can be connected from one of the outputs to its corresponding input without regard to common mode considerations. Figure 2 shows several configurations.

APPLICATIONS INFORMATION




Figure 2. Various Configurations for Introducing Hysteresis

TYPICAL APPLICATIONS

Simultaneous Full Duplex 75Mbaud Interface with Only Two Wires

The circuit of Figure 3 shows a simple, fully bidirectional, differential 2-wire interface that gives good results to 75Mbaud, using the LT1712. Eye diagrams under conditions of unidirectional and bidirectional communication are shown in Figures 4 and 5. Although not as pristine as the unidirectional performance of Figure 4, the performance under simultaneous bidirectional operation is still excellent. Because the LT1712 input voltage range extends 100mV beyond both supply rails, the circuit works

with a full $\pm 3V$ (one whole V_S up or down) of ground potential difference.

The circuit works well with the resistor values shown, but other sets of values can be used. The starting point is the characteristic impedance, Z_0 , of the twisted-pair cable. The input impedance of the resistive network should match the characteristic impedance and is given by:

$$R_{IN} = 2 \cdot R_0 \cdot \frac{R1||(R2 + R3)}{R_0 + 2 \cdot [R1||(R2 + R3)]}$$




Figure 3. 75Mbaud Full Duplex Interface on Two Wires



TYPICAL APPLICATIONS




Figure 4. Performance of Figure 3's Circuit When Operated Unidirectionally. Eye is Wide Open

This comes out to 120Ω for the values shown. The Thevenin equivalent source voltage is given by:

$$V_{TH} = V_S \bullet \frac{(R2 + R3 - R1)}{(R2 + R3 + R1)}$$
$$\bullet \frac{R_0}{R_0 + 2 \bullet [R1 || (R2 + R3)]}$$

This amounts to an attenuation factor of 0.0978 with the values shown. (The actual voltage on the lines will be cut in half again due to the 120Ω Z₀.) The reason this attenuation factor is important is that it is the key to deciding the ratio between the R2-R3 resistor divider in the receiver path. This divider allows the receiver to reject the large signal of the local transmitter and instead sense the attenuated signal of the remote transmitter. Note that in the above equations, R2 and R3 are not yet fully determined because they only appear as a sum. This allows the designer to now place an additional constraint on their values. The R2-R3 divide ratio should be set to equal half the attenuation factor mentioned above or:

$$R3/R2 = 1/2 \cdot 0.0976^{1}$$

Having already designed R2 + R3 to be 2.653k (by allocating input impedance across R₀, R1 and R2 + R3 to get the requisite 120 Ω), R2 and R3 then become 2529 Ω and 123.5 Ω respectively. The nearest 1% value for R2 is 2.55k and that for R3 is 124 Ω .

Voltage-Tunable Crystal Oscillator

The front page application is a variant of a basic crystal oscillator that permits voltage tuning of the output frequency. Such voltage-controlled crystal oscillators (VCXO)




Figure 5. Performance When Operated Simultaneous Bidirectionally (Full Duplex). Crosstalk Appears as Noise. Eye is Slightly Shut But Performance is Still Excellent

are often employed where slight variation of a stable carrier is required. This example is specifically intended to provide a $4 \times NTSC$ sub-carrier tunable oscillator suitable for phase locking.

The LT1711 is set up as a crystal oscillator. The varactor diode is biased from the tuning input. The tuning network is arranged so a 0V to 5V drive provides a reasonably symmetric, broad tuning range around the 14.31818MHz center frequency. The indicated selected capacitor sets tuning bandwidth. It should be picked to complement loop response in phase locking applications. Figure 6 is a plot of tuning input voltage versus frequency deviation. Tuning deviation from the $4\times$ NTSC 14.31818MHz center frequency exceeds \pm 240ppm for a 0V to 5V input.

 1 Using the design value of R2 + R3 = 2.653k rather than the implementation value of 2.55k + 124O = 2.674k





Figure 6. Control Voltage vs Output Frequency for the Front Page Application Circuit. Tuning Deviation from Center Frequency Exceeds ± 240 ppm

PACKAGE DESCRIPTION

Dimensions in inches (millimeters) unless otherwise noted.

MS8 Package 8-Lead Plastic MSOP


(LTC DWG # 05-08-1660)




- * DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
- ** DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
 INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

GN Package 16-Lead Plastic SSOP (Narrow 0.150)

(LTC DWG # 05-08-1641)





- * DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
- ** DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

GN16 (SSOP) 1098

0.0250

(0.635) BSC



0.008 - 0.012

 $(\overline{0.203 - 0.305})$

TYPICAL APPLICATION

1MHz Series Resonant Crystal Oscillator with Square and Sinusoid Outputs

Figure 7 shows a classic 1MHz series resonant crystal oscillator. At series resonance, the crystal is a low impedance and the positive feedback connection is what brings about oscillation at the series resonant frequency. The RC feedback around the other path ensures that the circuit does not find a stable DC operating point and refuse to oscillate. The comparator output is a 1MHz square wave (top trace of Figure 8) with jitter measured at better than $28ps_{RMS}$ on a 5V supply and $40ps_{RMS}$ on a 3V supply. At Pin 2 of the comparator, on the other side of the crystal, is a clean sine wave except for the presence of the small high




Figure 7. LT1711 Comparator is Configured as a Series Resonant Xtal Oscillator. LT1806 Op Amp is Configured in a Q = 5 Bandpass with $f_C = 1$ MHz

frequency glitch (middle trace of Figure 8). This glitch is caused by the fast edge of the comparator output feeding back through crystal capacitance. Amplitude stability of the sine wave is maintained by the fact that the sine wave is basically a filtered version of the square wave. Hence, the usual amplitude control loops associated with sinusoidal oscillators are not necessary. ² The sine wave is filtered and buffered by the fast, low noise LT1806 op amp. To remove the glitch, the LT1806 is configured as a bandpass filter with a Q of 5 and unity-gain center frequency of 1MHz, with its output shown as the bottom trace of Figure 8. Distortion was measured at -70dBc and -60dBc on the second and third harmonics, respectively.

² Amplitude will be a linear function of comparator output swing, which is supply dependent and therefore adjustable. The important difference here is that any added amplitude stabilization or control loop will not be faced with the classical task of avoiding regions of nonoscillation versus clipping.




Figure 8. Oscillator Waveforms with $V_S = 3V$. Top is Comparator Output. Middle is Xtal Feedback to Pin 2 at LT1711 (Note the Glitches). Bottom is Buffered, Inverted and Bandpass Filtered with a Q = 5 by LT1806

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS			
LT1016	UltraFast Precision Comparator	Industry Standard 10ns Comparator			
LT1116	12ns Single Supply Ground Sensing Comparator	Single Supply Version of the LT1016			
LT1394	7ns, UltraFast Single Supply Comparator	6mA Single Supply Comparator			
LT1671	60ns, Low Power, Single Supply Comparator	450μA Single Supply Comparator			
LT1713/LT1714	Single/Dual 7ns, Low Power, 3V/5V/±5V, R-R Comparator	7ns/5mA versions of the LT1711/LT1712			
LT1719	4.5ns, Single Supply 3V/5V/±5V Comparator	4mA Comparator with Rail-to-Rail Outputs and Level Shifting			
LT1720/LT1721	Dual/Quad, 4.5ns, Single Supply Comparator	Dual/Quad Version of the LT1719			

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

<u>LT1711IMS8#PBF</u> <u>LT1712IGN#TRPBF</u> <u>LT1712CGN</u> <u>LT1712CGN#PBF</u> <u>LT1711IMS8#TR</u> <u>LT1711CMS8#TR</u> <u>LT1711CMS8#TRPBF</u> <u>LT1711CMS8#TRPBF</u> <u>LT1711CMS8#PBF</u> <u>LT1711CMS8#PBF</u> <u>LT1711IMS8</u> <u>LT1711CMS8#TRPBF</u> <u>LT1711IMS8#TRPBF</u> <u>LT1711CMS8#TRPBF</u> <u>LT1771CMS8#TRPBF</u> <u>LT1</u>