### Description

The IDT7130/IDT7140 are high-speed 1K x 8 Dual-Port Static RAMs. The IDT7130 is designed to be used as a stand-alone 8-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT7140 "SLAVE" Dual-Port in 16-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-or-more-bit memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


Both devices provide two independent ports with separate control, address, and I/O pins that permit independent asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by  $\overline{CE}$ , permits the on chip circuitry

of each port to enter a very low standby power mode.


Fabricated using CMOS high-performance technology, these devices typically operate on only 550mW of power. Low-power (LA) versions offer battery backup data retention capability, with each Dual-Port typically consuming 200µW from a 2V battery.

The IDT7130/IDT7140 devices are packaged in 48-pin sidebraze or plastic DIPs, LCCs, flatpacks, 52-pin PLCC, and 64-pin TQFP and STQFP. Military grade products are manufactured in compliance with the latest revision of MIL-PRF-38535 QML, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## Pin Configurations(1,2,3)




## Pin Configurations (1,2,3) (con't.)




- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground supply.
- 3. PDG48 package body is approximately .55 in x .61 in x .19 in. SB48 package body is approximately .62 in x 2.43 in x .15 in.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

## Pin Configurations<sup>(1,2,3)</sup> (con't.)



- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground supply.
- 3. PLG52 package body is approximately .75 in x .75 in x .17 in.
- 4. This package code is used to reference the package diagram.

## Pin Configurations(1,2,3) (con't.)



- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground supply.
- PPG64 package body is approximately 10 mm x 10 mm x 1.4mm.
   PNG64 package body is approximately 14mm x 14mm x 1.4mm.
- $4. \quad \text{This package code is used to reference the package diagram} \\$

### Absolute Maximum Ratings(1)

Symbol	Rating	Commercial & Industrial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	۰C
Tstg	Storage Temperature	-65 to +150	-65 to +150	°C
Іоит	DC Output Current	50	50	mA

#### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may
  cause permanent damage to the device. This is a stress rating only and functional
  operation of the device at these or any other conditions above those indicated in
  the operational sections of the specification is not implied. Exposure to absolute
  maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 10%.

## Capacitance (TA = +25°C, f = 1.0MHz)

STQFP and TQFP Packages Only

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF

#### NOTES:

- This parameter is determined by device characterization but is not production tested.
- 3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

## Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	V
VIH	Input High Voltage	2.2	_	6.0(2)	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	V

#### NOTES

2689 thl 01

- 1. VIL (min.)  $\geq$  -1.5V for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 10%.

## Recommended Operating Temperature and Supply Voltage<sup>(1)</sup>

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V <u>+</u> 10%
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%

#### NOTES:

1. This is the parameter TA. This is the "instant on" case temperature.

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (Vcc = 5.0V ± 10%)

			7130SA 7140SA		7130LA 7140LA		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
Iu	Input Leakage Current <sup>(1)</sup>	Vcc = 5.5V, $ViN = 0V$ to $Vcc$	_	10	-	5	μΑ
ILO	Output Leakage Current <sup>(1)</sup>	$\frac{V_{CC}}{CE}$ = V <sub>IH</sub> , V <sub>OUT</sub> = 0V to V <sub>CC</sub>	-	10	_	5	μA
Vol	Output Low Voltage (I/Oo-I/O7)	Iol = 4mA	_	0.4	_	0.4	٧
Vol	Open Drain O <u>utput</u> Low Voltage (BUSY, INT)	loL = 16mA	_	0.5	_	0.5	V
Vон	Output High Voltage	Ioн = -4mA	2.4	-	2.4	_	V

#### NOTE:

1. At Vcc ≤ 2.0V leakages are undefined.

2689 tbl 04

2689 tbl 02

2689 tbl 03

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range $^{(1,5)}$ (Vcc = 5.0V $\pm$ 10%)

					7140	X20 <sup>(2)</sup> X20 <sup>(2)</sup> I Only	7140 Com'	OX25 OX25 'I, Ind litary	7140	)X35 )X35 m'l litary	
Symbol	Parameter	Test Condition	Versi	on	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
lcc	Dynamic Operating Current (Both Ports Active)	CEL and CER = VIL, Outputs Disabled f = fMAX <sup>(3)</sup>	COM'L	SA LA	110 110	250 200	110 110	220 170	110 110	165 120	mA
(Boin Ports Active)	T = IMAX <sup>(o)</sup>	MIL & IND	SA LA	_	_	110 110	280 220	110 110	230 170		
ISB1	Standby Current (Both Ports - TTL		COM'L	SA LA	30 30	65 45	30 30	65 45	25 25	65 45	mA
	Level inputs)		MIL & IND	SA LA		_	30 30	80 60	25 25	80 60	
ISB2	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}^{A^*}$ = V <sub>IL</sub> and $\overline{CE}^{B^*}$ = V <sub>H</sub> <sup>(6)</sup> Active Port OutputsDisabled, $f=f_{MAX}^{(6)}$	COM'L	SA LA	65 65	165 125	65 65	150 115	50 50	125 90	mA
	Lever inpuis)		MIL & IND	SA LA			65 65	160 125	50 50	150 115	
ISB3	Full Standby Current (Both Ports -	CEL and CER ≥ Vcc - 0.2V,	COM'L	SA LA	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	30 10	mA
	ČMOS Level Inputs)	pputs) $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$ , $f = 0^{(4)}$	MIL & IND	SA LA			1.0 0.2	30 10			
ISB4	Full Standby Current (One Port -	<u>CE</u> 'A" ≤ 0.2V and <u>CE</u> 'B" ≥ VCC - 0.2V <sup>(6)</sup>	COM'L	SA LA	60 60	155 115	60 60	145 105	45 45	110 85	mA
	CMOS Level Inputs)	Inputs) $V_{IN} \ge \overline{V}_{CC} - 0.2V$ or $V_{IN} \le 0.2V$ Active Port Outputs Disabled, $f = f_{MAX}^{(3)}$	MIL & IND	SA LA	_		60 60	155 115	45 45	145 105	

2689 tbl 06a

					7140 Com	0X55 0X55 'I, Ind litary	7140 Com'	X100 X100 I, Ind litary		
Symbol	Parameter	Test Condition	Versio	n	Тур.	Max.	Тур.	Max.	Unit	
lcc	Dynamic Operating Current (Both Ports Active)	CEL and CER = VIL, Outputs Disabled  f = fMAX <sup>(3)</sup>	COM'L	SA LA	110 110	155 110	110 110	155 110	mA	
(Buill Polis Active)	I = IMAX**	MIL & IND	SA LA	110 110	190 140	110 110	190 140			
ISB1	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	COM'L	SA LA	20 20	65 35	20 20	55 35	mA		
			MIL & IND	SA LA	20 20	65 45	20 20	65 45		
ISB2	(One Port - TTL Active Port Outputs Disabled,		COM'L	SA LA	40 40	110 75	40 40	110 75	mA	
	Level Inputs)	I=IMAX** <sup>3</sup>	MIL & IND	SA LA	40 40	125 90	40 40	125 90		
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	CEL and CER ≥ Vcc - 0.2V,	COM'L	SA LA	1.0 0.2	15 4	1.0 0.2	15 4	mA	
	GWO3 Level inputs)	$V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$ , $f = 0^{(4)}$	MIL & IND	SA LA	1.0 0.2	30 10	1.0 0.2	30 10		
ISB4	Full Standby Current (One Port -	One Port - $\overline{CE}$ "B" $\geq VCC - 0.2V^{(6)}$	COM'L	SA LA	40 40	100 70	40 40	95 70	mA	
	CMOS Level Inputs) $ \begin{array}{l} V_{IN} \geq \overline{V_{CC}} - 0.2 V \text{ or } V_{IN} \leq 0.2 V \\ \text{Active Port Outputs Disabled,} \\ f = f_{IMAX}^{(\beta)} \end{array} $	Active Port Outputs Disabled,	MIL & IND	SA LA	40 40	110 85	40 40	110 80		

2689 tbl 06b

- 1. 'X' in part numbers indicates power rating (SA or LA).
- 2. PLCC, TQFP and STQFP packages only.
- 3. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tcyc, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.
- 5. Vcc = 5V, Ta=+25°C for Typ and is not production tested. Vcc DC = 100 mA (Typ)
- 6. Port "A" may be either left or right port. Port "B" is opposite from port "A".

Data Retention Characteristics (LA Version Only)


				7130LA/7140LA			
Symbol	Parameter	Test Condition		Min.	Typ. <sup>(1)</sup>	Max.	Unit
VDR	Vcc for Data Retention			2.0	_	_	V
ICCDR	Data Retention Current		MIL. & IND.	_	100	4000	μA
		$VCC = 2.0V, \overline{CE} \ge VCC -0.2V$	COM'L.	_	100	1500	
tcdr <sup>(3)</sup>	Chip Deselect to Data Retention Time	Vin ≥ Vcc -0.2V or Vin ≤ 0.2V		0	_	_	ns
tR <sup>(3)</sup>	Operation Recovery Time			trc <sup>(2)</sup>	_	_	ns

2689 tbl 07

#### NOTES:

- 1. Vcc = 2V, TA = +25°C, and is not production tested.
- 2. trc = Read Cycle Time
- 3. This parameter is guaranteed but not production tested.

### Data Retention Waveform



2692 drw 06

### **AC Test Conditions**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1,2 and 3

2689 tbl 08





Figure 1. Output Test Load

Figure 2. Output Test Load (for thz, tLz, twz, and tow) \* including scope and jig



2689 drw 07

# AC Electrical Characteristics Over the Operating Temperature Supply Voltage Range<sup>(3)</sup>

		7130X20 <sup>(2)</sup> 7140X20 <sup>(2)</sup> Com'l Only		7130X25 7140X25 Com'l, Ind & Military		7130X35 7140X35 Com'l & Military			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
READ CYCLE									
trc	Read Cycle Time	20	١	25	_	35	1	ns	
taa	Address Access Time	-	20		25		35	ns	
tace	Chip Enable Access Time	-	20		25	1	35	ns	
taoe	Output Enable Access Time		11		12	1	20	ns	
tон	Output Hold from Address Change	3	1	3		3		ns	
tLZ	Output Low-Z Time <sup>(1,4)</sup>	0	1	0	-	0	I	ns	
tHZ	Output High-Z Time <sup>(1,4)</sup>	_	10		10		15	ns	
<b>t</b> PU	Chip Enable to Power Up Time (4)	0	1	0		0	_	ns	
tPD	Chip Disable to Power Down Time <sup>(4)</sup>	_	20	_	25	_	35	ns	

2689 tbl 09a


		7130X55 7140X55 Com'l, Ind & Military		7130X100 7140X100 Com'l, Ind & Military					
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit			
READ CYCLE									
trc	Read Cycle Time	55	_	100	_	ns			
taa	Address Access Time	_	55	_	100	ns			
tace	Chip Enable Access Time	-	55	-	100	ns			
taoe	Output Enable Access Time		25		40	ns			
toн	Output Hold from Address Change	3	-	10		ns			
tLZ	Output Low-Z Time <sup>(1,4)</sup>	5	-	5	_	ns			
tHZ	Output High-Z Time <sup>(1,4)</sup>	_	25	_	40	ns			
tpu	Chip Enable to Power Up Time <sup>(4)</sup>	0		0	_	ns			
tpD	Chip Disable to Power Down Time <sup>(4)</sup>	_	50	_	50	ns			

#### NOTES:

- 1. Transition is measured 0mV from Low or High-impedance voltage Output Test Load (Figure 2).
- 2. PLCC, TQFP and STQFP packages only.
- 3. 'X' in part numbers indicates power rating (SA or LA).
- 4. This parameter is guaranteed by device characterization, but is not production tested.

2689 tbl 09b


## Timing Waveform of Read Cycle No. 1, Either Side<sup>(1)</sup>



#### NOTES:

- 1.  $R/\overline{W} = V_{IH}$ ,  $\overline{CE} = V_{IL}$ , and is  $\overline{OE} = V_{IL}$ . Address is valid prior to the coincidental with  $\overline{CE}$  transition LOW.
- 2. tbbb delay is required only in the case where the opposite port is completing a write operation to the same the address location. For simultaneous read operations, BUSY has no relationship to valid output data.
- 3. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA, and tBDD.

## Timing Waveform of Read Cycle No. 2, Either Side<sup>(3)</sup>



- 1. Timing depends on which signal is asserted last,  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$ .
- Timing depends on which signal is de-asserted first, OE or CE.
   R/W = V<sub>IH</sub> and OE = V<sub>IL</sub>, and the address is valid prior to or coincidental with CE transition LOW.
- 4. Start of valid data depends on which timing becomes effective last tage, tage, tag, and tbdd.

# AC Electrical Characteristics Over the Operating Temperature Supply Voltage Range<sup>(5)</sup>

		7130X20 <sup>(2)</sup> 7140X20 <sup>(2)</sup> Com'l Only		7130X25 7140X25 Com'l, Ind & Military		7130X35 7140X35 Com'l & Military			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
WRITE CYCLE									
twc	Write Cycle Time <sup>(3)</sup>	20	_	25		35		ns	
tew	Chip Enable to End-of-Write	15	-	20		30		ns	
taw	Address Valid to End-of-Write	15	-	20		30		ns	
tas	Address Set-up Time	0	-	0		0		ns	
twp	Write Pulse Width <sup>(4)</sup>	15	-	15		25		ns	
twr	Write Recovery Time	0	-	0		0		ns	
tow	Data Valid to End-of-Write	10	-	12		15		ns	
tHZ	Output High-Z Time <sup>(1)</sup>	1	10		10		15	ns	
tон	Data Hold Time	0	-	0		0		ns	
twz	Write Enable to Output in High-Z <sup>(1)</sup>	-	10	_	10	-	15	ns	
tow	Output Active from End-of-Write <sup>(1)</sup>	0	_	0	_	0	_	ns	

2689 tbl 10a


		7130X55 7140X55 Com'l, Ind & Military		7130X100 7140X100 Com'l, Ind & Military		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
WRITE CYCLE						
twc	Write Cycle Time <sup>(3)</sup>	55	_	100	_	ns
tew	Chip Enable to End-of-Write	40		90	1	ns
taw	Address Valid to End-of-Write	40		90	1	ns
tas	Address Set-up Time	0		0	1	ns
twp	Write Pulse Width <sup>(4)</sup>	30		55	1	ns
twr	Write Recovery Time	0		0	1	ns
tow	Data Valid to End-of-Write	20	_	40	_	ns
tHZ	Output High-Z Time <sup>(1)</sup>	_	25	_	40	ns
tDH	Data Hold Time	0	_	0	_	ns
twz	Write Enable to Output in High-Z <sup>(1)</sup>	_	25	_	40	ns
tow	Output Active from End-of-Write <sup>(1)</sup>	0	_	0	_	ns

#### NOTES:


2689 tbl 10b

- 1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2). This parameter is guaranteed by device characterization but is not production tested.
- 2. PLCC, TQFP and STQFP packages only.
- 3. For MASTER/SLAVE combination, two = tbaa + twp, since  $R/\overline{W}$  = VIL must occur after tbaa.
- 4. If  $\overline{OE}$  is LOW during a  $R\overline{W}$  controlled write cycle, the write pulse width must be the larger of twp or (twz + tbw) to allow the I/O drivers to turn off data to be placed on the bus for the required tbw. If  $\overline{OE}$  is HIGH during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 5. 'X' in part numbers indicates power rating (SA or LA).

## Timing Waveform of Write Cycle No. 1, (R/W Controlled Timing)(1,5,8)



## Timing Waveform of Write Cycle No. 2, (CE Controlled Timing)(1,5)



- 1.  $R/\overline{W}$  or  $\overline{CE}$  must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of  $\overline{CE} = VIL$  and  $R/\overline{W} = VIL$ .
- 3. twn is measured from the earlier of  $\overline{\text{CE}}$  or  $R/\overline{W}$  going HIGH to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the ČE LOW transition occurs simultaneously with or after the RM LOW transition, the outputs remain in the HIGH impedance state.
- 6. Timing depends on which enable signal ( $\overline{\text{CE}}$  or  $R/\overline{W}$ ) is asserted last.
- 7. This parameter is determined by device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure 2).
- 8. If  $\widetilde{OE}$  is LOW during a  $R\overline{W}$  controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If  $\widetilde{OE}$  is HIGH during a  $R\overline{W}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

# AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(7)</sup>

		7130X20 <sup>(1)</sup> 7140X20 <sup>(1)</sup> Com'l Only		7140 Com	7130X25 7140X25 Com'l, Ind & Military		7130X35 7140X35 Com'l & Military	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
<b>BUSY</b> TIMING	(For MASTER IDT 7130)							
<b>t</b> baa	BUSY Access Time from Address		20		20		20	ns
<b>t</b> BDA	BUSY Disable Time from Address		20	-	20	_	20	ns
tbac	BUSY Access Time from Chip Enable		20	_	20	_	20	ns
tBDC	BUSY Disable Time from Chip Enable	_	20	_	20	_	20	ns
twн	Write Hold After BUSY(6)	12	_	15	_	20	_	ns
twdd	Write Pulse to Data Delay <sup>(2)</sup>	_	40	-	50	_	60	ns
todo	Write Data Valid to Read Data Delay <sup>(2)</sup>	_	30	-	35	_	35	ns
taps	Arbitration Priority Set-up Time <sup>(3)</sup>	5	_	5	_	5		ns
tBDD	BUSY Disable to Valid Data <sup>(4)</sup>	-	25	-	35	_	35	ns
BUSY INPUT	TIMING (For SLAVE IDT 7140)							
twB	Write to BUSY Input <sup>(5)</sup>	0		0		0		ns
twн	Write Hold After BUSY(6)	12	_	15		20		ns
twdd	Write Pulse to Data Delay <sup>(2)</sup>		40	_	50	_	60	ns
todo	Write Data Valid to Read Data Delay <sup>(2)</sup>	_	30	_	35	_	35	ns

2689 tbl 11a


		7130X55 7140X55 Com'l, Ind & Military		7130X100 7140X100 Com'l, Ind & Military		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
<b>BUSY</b> TIMING	(For MASTER IDT 7130)					
tbaa	BUSY Access Time from Address]		30		50	ns
tbda	BUSY Disable Time from Address	_	30	_	50	ns
<b>t</b> BAC	BUSY Access Time from Chip Enable	_	30	_	50	ns
tBDC	BUSY Disable Time from Chip Enable	_	30	-	50	ns
twн	Write Hold After BUSY <sup>(6)</sup>	20	I	20	_	ns
twdd	Write Pulse to Data Delay <sup>(2)</sup>	_	80	_	120	ns
tooo	Write Data Valid to Read Data Delay <sup>(2)</sup>	_	55	_	100	ns
taps	Arbitration Priority Set-up Time <sup>(3)</sup>	5	-	5	_	ns
tBDD	BUSY Disable to Valid Data <sup>(4)</sup>	_	55	_	65	ns
<b>BUSY</b> INPUT 1	IMING (For SLAVE IDT 7140)					
twB	Write to BUSY Input <sup>(5)</sup>	0	_	0	_	ns
twн	Write Hold After BUSY <sup>(6)</sup>	20		20	_	ns
twdd	Write Pulse to Data Delay <sup>(2)</sup>	_	80	-	120	ns
tooo	Write Data Valid to Read Data Delay <sup>(2)</sup>	_	55	_	100	ns

NOTES

2689 tbl 11b

- 1. PLCC, TQFP and STQFP packages only.
- 2. Port-to-port delay through RAM cells from the writing port to the reading port, refer to "Timing Waveform of Write with Port -to-Port Read and BUSY."
- 3. To ensure that the earlier of the two ports wins.
- 4. tbdd is a calculated parameter and is the greater of 0, twdd twp (actual) or tddd tdw (actual).
- 5. To ensure that a write cycle is inhibited on port 'B' during contention on port 'A'.
- 6. To ensure that a write cycle is completed on port 'B' after contention on port 'A'.
- 7. 'X' in part numbers indicates power rating (S or L).


## Timing Waveform of Write with Port-to-Port Read and **BUSY**(2,3,4)



#### NOTES:


- 1. To ensure that the earlier of the two ports wins. tBDD is ignored for slave (IDT7140).
- 2.  $\overline{CE}_L = \overline{CE}_R = V_{IL}$
- 3.  $\overline{OE} = V_{IL}$  for the reading port.
- 4. All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port "B" is opposite from port "A".

## Timing Waveform of Write with **BUSY**(3)




- 1. twn must be met for both BUSY Input (IDT7140, slave) or Output (IDT7130 master).
- 2. BUSY is asserted on port "B" blocking R/W"B", until BUSY"B" goes HIGH.
- 3. All timing is the same for the left and right ports. Port "A" may be either the left or right port. Port "B" is opposite from port "A".

## Timing Waveform of **BUSY** Arbitration Controlled by **CE** Timing<sup>(1)</sup>



# Timing Waveform by **BUSY** Arbitration Controlled by Address Match Timing<sup>(1)</sup>



#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 2. If taps is not satisfied, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (7130 only).

## AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(2)</sup>

·			X20 <sup>(1)</sup> X20 <sup>(1)</sup> I Only	7130X25 7140X25 Com'l, Ind & Military		7130X35 7140X35 Com'l & Military		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRUPT T	INTERRUPT TIMING							
tas	Address Set-up Time	0	_	0	_	0	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	ns
tins	Interrupt Set Time	_	20		25	-	25	ns
tinr	Interrupt Reset Time	_	20	_	25	_	25	ns

#### NOTES:

- 1. PLCC, TQFP and STQFP package only.
- 2. 'X' in part numbers indicates power rating (SA or LA).

2689 tbl 12a

## AC Electrical characteristics Over the


Operating	Temperature	and Suppl	ly Voltage	Range <sup>(1)</sup>

		7130X55 7140X55 Com'l, Ind & Military		7140 Com	X100 X100 I, Ind litary			
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit		
INTERRUPT T	INTERRUPT TIMING							
tas	Address Set-up Time	0	_	0	_	ns		
twr	Write Recovery Time	0	_	0	_	ns		
tins	Interrupt Set Time	_	45	1	60	ns		
tinr	Interrupt Reset Time	_	45	_	60	ns		

NOTES:

Timing Waveform of Interrupt Mode<sup>(1)</sup>


### **INT** Set:



2689 drw 16

2689 tbl 12b

### **INT** Clear:



- 1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 2. See Interrupt Truth Table II.
- 3. Timing depends on which enable signal  $(\overline{CE} \text{ or } R/\overline{W})$  is asserted last.
- 4. Timing depends on which enable signal  $(\overline{CE})$  or  $\overline{R/W}$  is de-asserted first.

<sup>1. &#</sup>x27;X' in part numbers indicates power rating (SA or LA).

#### **Truth Tables**

## Truth Table I — Non-Contention Read/Write Control<sup>(4)</sup>

	Inputs <sup>(1)</sup>					
R/W	CE	Œ	D <sub>0</sub> -7	Function		
Х	Н	Х	Z	Port Disabled and in Power-Down Mode, ISB2 or ISB4		
Х	Н	Χ	Z	CER = CEL = VIH, Power-Down Mode, ISB1 or ISB3		
L	L	Χ	DATAIN	Data on Port Written into Memory <sup>(2)</sup>		
Н	L	L	DATAout	Data in Memory Output on Port <sup>(3)</sup>		
Н	L	Н	Z	High Impedance Outputs		

#### NOTES:

2689 tbl 13

- 1.  $A0L A10L \neq A0R A10R$ .
- 2. If BUSY = L, data is not written.
- 3. If  $\overline{\text{BUSY}} = L$ , data may not be valid, see two and too timing.
- 4. 'H' = VIH, 'L' = VIL, 'X' = DON'T CARE, 'Z' = HIGH IMPEDANCE

## Truth Table II — Interrupt Flag<sup>(1,4)</sup>

Left Port						Right Port				
R/₩L	CEL	<u>OE</u> ∟	A9L-A0L	ĪNTL	R/ <b>W</b> R	CER	<b>ŌĒ</b> R	A9R-A0R	Ī <b>NT</b> R	Function
L	L	Х	3FF	Х	Х	Х	Х	Χ	L <sup>(2)</sup>	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	3FF	H <sup>(3)</sup>	Reset Right INTR Flag
Х	Х	Х	Х	L <sup>(3)</sup>	L	L	Х	3FE	Х	Set Left INTL Flag
Х	L	L	3FE	H <sup>(2)</sup>	Х	Х	Х	Х	Х	Reset Left INTL Flag

#### NOTES:

2689 tbl 14

- 1. Assumes  $\overline{BUSY}L = \overline{BUSY}R = VIH$
- 2. If  $\overline{BUSY}L = VIL$ , then No Change.
- 3. If  $\overline{\text{BUSY}}R = VIL$ , then No Change.
- 4. 'H' = HIGH,' L' = LOW,' X' = DON'T CARE

## Truth Table III — Address **BUSY** Arbitration

	ln	puts	Out	puts	
ŒL	<u>C</u> ER	Aol-A9l Aor-A9r	BUS YL(1)	BUSY <sub>R</sub> (1)	Function
Х	Χ	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>

2689 tbl 15

- Pins BUSY<sub>L</sub> and BUSY<sub>R</sub> are both outputs for IDT7130 (master). Both are inputs for IDT7140 (slave). BUSY<sub>X</sub> outputs on the IDT7130 are open drain, not push-pull outputs. On slaves the BUSY<sub>X</sub> input internally inhibits writes.
- 'L' if the inputs to the opposite port were stable prior to the address and enable inputs
  of this port. 'H' if the inputs to the opposite port became stable after the address and
  enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = LOW will
  result. BUSYL and BUSYR outputs can not be LOW simultaneously.
- Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

### **Functional Description**

The IDT7130/IDT7140 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7130/IDT7140 has an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls onchip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  = VIH). When a port is enabled, access to the entire memory array is permitted.

### Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{INT}L$ ) is asserted when the right port writes to memory location 3FE (HEX), where a write is defined as the  $\overline{CE}R = R/\overline{W}R = VIL$  per Truth Table II. The left port clears the interrupt by accessing address location 3FE when  $\overline{CE}L = \overline{OE}L = VIL$ ,  $R/\overline{W}$  is a "don't care". Likewise, the right port interruptflag ( $\overline{INT}R$ ) is asserted when the left portwrites to memory location 3FF (HEX) and to clear the interruptflag ( $\overline{INT}R$ ), the right port must access the memory location 3FF. The message (8 bits) at 3FE or 3FF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 3FE and 3FF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table II for the interrupt operation.

## **Busy Logic**

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The BUSY pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a BUSY indication, the write signal is gated internally to prevent the write from proceeding.

The use of  $\overline{\text{BUSY}}$  logic is not required or desirable for all applications. In some cases it may be useful to logically OR the  $\overline{\text{BUSY}}$  outputs together and use any  $\overline{\text{BUSY}}$  indication as an interrupt source to flag the event of an illegal or illogical operation. In slave mode the  $\overline{\text{BUSY}}$  pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the  $\overline{\text{BUSY}}$  pins HIGH. If desired, unintended write operations can be prevented to a port by tying the  $\overline{\text{BUSY}}$  pin for that port LOW.

The BUSY outputs on the IDT7130 RAM (Master) are open drain type outputs and require open drain resistors to operate. If these

RAMs are being expanded in depth, then the BUSY indication for the resulting array does not require the use of an external AND gate.

## Width Expansion with Busy Logic Master/Slave Arrays

When expanding an RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7130/IDT7140 RAMs the  $\overline{\text{BUSY}}$  pin is an output if the part is Master (IDT7130), and the  $\overline{\text{BUSY}}$  pin is an input if the part is a Slave (IDT7140) as shown in Figure 3.





Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7130 (Master) and IDT7140 (Slave)RAMs.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The  $\overline{\text{BUSY}}$  arbitration, on a Master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a  $\overline{\text{BUSY}}$  flag to be output from the master before the actual write pulse can be initiated with either the  $R/\overline{W}$  signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

### Ordering Information



- $1. \ \ Contact your local sales of fice for industrial temprange for other speeds, packages and powers.$
- Green parts available. For specific speeds, packages and powers contact your local sales office.
   LEAD FINISH (SnPb) parts are Obsolete excluding FP48, LC48 & SB48. Product Discontinuation Notice PDN# SP-17-02 Note that information regarding recently obsoleted parts are included in this datasheet for customer convenience.

### Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
20	7130LA20JG	PLG52	PLCC	С
	7130LA20JG8	PLG52	PLCC	С
	7130LA20PFG	PNG64	TQFP	С
	7130LA20PFG8	PNG64	TQFP	С
	7130LA20TFG	PPG64	STQFP	С
	7130LA20TFG8	PPG64	STQFP	С
25	7130LA25JGI	PLG52	PLCC	I
	7130LA25JGl8	PLG52	PLCC	I
	7130LA25L48B	LC48	LCC	М
	7130LA25PFGI	PNG64	TQFP	I
	7130LA25PFGl8	PNG64	TQFP	I
	7130LA25TFGI	PPG64	STQFP	I
35	7130LA35C	SB48	SB	С
	7130LA35CB	SB48	SB	М
	7130LA35FB	FP48	FPACK	М
	7130LA35L48B	LC48	LCC	М
	7130LA35PDG	PDG48	PDIP	С
55	7130LA55C	SB48	SB	С
	7130LA55CB	SB48	SB	М
	7130LA55FB	FP48	FPACK	М
	7130LA55L48B	LC48	LCC	М
	7130LA55PDGI	PDG48	PDIP	I
100	7130LA100C	SB48	SB	С
	7130LA100CB	SB48	SB	М
	7130LA100L48B	LC48	LCC	М
	7130LA100PDG	PDG48	PDIP	С

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
20	7140LA20JG	PLG52	PLCC	С
	7140LA20JG8	PLG52	PLCC	С
25	7140LA25PFG	PNG64	TQFP	С
	7140LA25PFG8	PNG64	TQFP	С
35	7140LA35CB	SB48	SB	М
	7140LA35FB	FP48	FPACK	М
	7140LA35L48B	LC48	LCC	М
	7140LA35PDG	PDG48	PDIP	С
55	7140LA55CB	SB48	SB	М
	7140LA55L48B	LC48	LCC	М
100	7140LA100CB	SB48	SB	М
	7140LA100L48B	LC48	LCC	М
	7140LA100PDG	PDG48	PDIP	С

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
35	7140SA35CB	SB48	SB	М
	7140SA35L48B	LC48	LCC	М
55	7140SA55CB	SB48	SB	М
	7140SA55L48B	LC48	LCC	М
100	7140SA100CB	SB48	SB	М

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
25	7130SA25L48B	LC48	LCC	М
35	7130SA35C	SB48	SB	С
	7130SA35CB	SB48	SB	М
	7130SA35L48B	LC48	LCC	М
55	7130SA55C	SB48	SB	С
	7130SA55CB	SB48	SB	М
	7130SA55L48B	LC48	LCC	М
100	7130SA100C	SB48	SB	С
	7130SA100CB	SB48	SB	М
	7130SA100L48B	LC48	LCC	М

## Datasheet Document History

03/15/99:		Initiated datasheet document history
		Converted to new format
		Cosmetic and typographical corrections
	Pages 2 and 3	Added additional notes to pin configurations
06/08/99:		Changed drawing format
08/02/99:	Page 2	Corrected package number in note 3
09/29/99:	Page 2	Fixed pin 1 in DIP pin configuration
11/10/99:	Page 1 & 18	Replaced IDT logo
06/23/00:	Page 4	Increased storage temperature parameters
		Clarified TA parameter
	Page 5	DC Electrical parameters–changed wording from "open" to "disabled"
	Page 10	Changed ±500mV to 0mV in notes
01/08/02:	Page 1	Added Ceramic Flatpack to 48-pin package offerings
	Page 2 & 3	Added date revision to pin configurations
	Page 4, 5, 8, 10,	Removed industrial temp option footnote from all tables
	12,14 & 15	
01/08/02:	Page 5, 8, 10, 12, & 14	Added industrial temp for 25ns to DC & AC Electrical Characteristics
	Page 5, 8, 10, 12, & 14	Removed industrial temp for 35ns to DC & AC Electrical Characteristics
	Page 18	Added industrial temp for 25ns and removed industrial temp for 35ns in ordering information
		Updated industrial temp option footnote
	Page 1 & 19	Replaced IDT тм logo with IDT ® logo
01/11/06:	Page 1	Added green availability to features
	Page 18	Added green indicator to ordering information
	Page 1 & 19	Replaced old IDT тм with new IDT тм logo
04/14/06:	Page 18	Added "PDG" footnote to the ordering information
10/21/08:	Page 18	Removed "IDT" from orderable part number
01/21/13:	Page 2	Added L48-1 package and F48-1 package pin configurations
		with corresponding foot notes
	Page 13, 18, 19 & 20	Typo/corrections
	Page 20	Added T & Reel indicator to ordering information
05/20/16:	Page 2	Split the F48 and L48 pin configuration, creating two separate pin configurations:
		F48pinceramicflat packrotated90degreescounterclockwise, removedfootnote5reference
		and L48 LCC rotated 90 degrees clockwise to reflect pin 1 orientation and added dot at pin 1,
		removed footnote 5 reference
	Page 3	P48 plastic DIP and C48 sidebrazed DIP, removed half moon and to reflect pin 1 orientation
		added dot at pin 1
	Page 4	J52 PLCC rotated 90 degrees clockwise to reflect pin 1 orientation added dot at pin 1, removed
		footnote 5 reference
	Page 5	PN64 TQFP and PP64 STQFP, chamfer removed, rotated 90 degrees counterclockwise to
		reflect pin 1 orientation and added dot at pin 1, removed footnote 5 reference
	Page 20	All incidences of -1, -2 have been removed from the datasheet
02/13/18:		Product Discontinuation Notice - PDN# SP-17-02
		Last time buy expires June 15, 2018
07/12/21:	Page 1 - 23	Rebranded as Renesas datasheet
	Page 1 & 21	Deleted obsolete Industrial speed grade for 100ns
	Page 2, 3, 4 & 5	Updated package codes
	Page 21	Added Orderable Part Information tables

#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

#### Renesas Electronics:

7130LA20JG8 7140LA25JI 7130LA25JI 7140LA25PF 7130LA25PF 7130LA25PF 7130SA100L48B 7140LA20PF 7130LA20JG 7130SA55CB 7140SA55CB 7130SA55TF 7130SA55PF 7140SA55PF 7130SA55JI 7140SA100PF 7130LA25PFI8 7140LA25PFI8 7140LA25PFI8 7130SA100C 7140SA100J 7140SA100P 7130SA100P 7130SA100J 7130LA20TFG 7130SA20TF8 7140SA20PF8 5962-8687521XA 5962-8687521YA 5962-8687521UA 5962-8687522VA 7130SA20PF8 7130LA20PFG 7140LA55L48B 7140SA55L48B 7130LA55PDGI 7130LA25TFI8 7140SA55PF8 7130SA55TF8 7130SA55JI8 7130LA100P 7130LA100J 7140LA100P 7140LA100J 7140LA100P 7140LA100J 7140LA100PF8 7140SA100PF8 7130LA35JB 7140LA35JB 7130SA25L48B 7130LA25L48B 5962-8687507XA 5962-8687507VA 5962-8687507YA 5962-8687503YA 5962-8687503XA 5962-8687506XA 5962-8687508XA 5962-8687504XA 5962-8687505YA 5962-8687505XA 5962-8687503XA 5962-8687508XA 5962-8687504XA 5962-8687502XA 5962-8687504XA 5962-8687504XA 5962-8687502XA 5962-8687504YA 7130LA20PFG 5962-8687502YA 7140LA55PF8 7130LA55PF8 7130LA55TF8 7130LA25PFGI 7130SA25J8 7140SA25J8 7130SA20J8 7140SA20J8 7140SA20J8 7130LA25JGI8 7130LA20TFG 7130LA20PFB 7130SA100PF