#### **ABSOLUTE MAXIMUM RATINGS**

BIAS, V <sub>CC</sub> , RFOUT to GND0.3V to +6V	RF Input Power (RFIN)+10dBm
Input Voltages	Continuous Power Dissipation (TA = +70°C)
(SHDN, D0, D1, to GND)0.3V to (V <sub>BIAS</sub> + 0.3V)	9-Pin UCSP412.4mW
(RFIN to GND)0.7V to +0.7V	Operating Temperature Range40°C to +85°C
Input Current (SHDN, D0, D1)10 years x 0.935 (T <sub>A</sub> - 77°C)	Storage Temperature Range65°C to +150°C
(for operating temperature +77°C < T <sub>A</sub> < +86°C)	Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC ELECTRICAL CHARACTERISTICS

(Using *Typical Application Circuit*,  $V_{CC} = +2.7V$  to +5V,  $P_{RFIN} = 0dBm$  to +4dBm,  $f_{RFIN} = 2.4GHz$  to 2.5GHz,  $\overline{SHDN} = V_{CC}$ , TA = -40°C to +85°C. Typical values measured at  $V_{CC} = +3.2V$ ,  $P_{RFIN} = +3dBm$ ,  $f_{RFIN} = 2.45GHz$ , TA = +25°C, unless otherwise noted.) (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
	$ \begin{array}{l} V_{D1} \leq 0.8V,  V_{D0} \leq 0.8V,  T_{A} = +25^{\circ}C,  P_{RFIN} = +3dBm, \\ V_{CC} = 3.2V,  f_{RFIN} = 2.45GHz  (Note  3) \end{array} $	$V_{D0} \le 0.8V$ , $T_A = +25^{\circ}C$ , $P_{RFIN} = +3dBm$ ,       6 $V_{B1} = 2.45GHz$ (Note 3)       7 $V_{D0} \ge 2.0V$ , $T_A = +25^{\circ}C$ , $P_{RFIN} = +3dBm$ ,       6 $V_{D0} \ge 2.0V$ , $T_A = +25^{\circ}C$ , $P_{RFIN} = +3dBm$ ,       6 $V_{D0} \ge 2.0V$ 7 $V_{D0} \le 0.8V$ , $T_A = +25^{\circ}C$ , $P_{RFIN} = +3dBm$ ,       7 $V_{D0} \le 0.8V$ , $T_A = +25^{\circ}C$ , $P_{RFIN} = +3dBm$ ,       7 $V_{D0} \le 0.8V$ 7 $V_{D0} \le 0.8V$ 7	65	80		
	$V_{D1} \le 0.8V, V_{D0} \le 0.8V$			110		
	$V_{D1} \le 0.8V, V_{D0} \ge 2.0V, T_A = +25^{\circ}C, P_{RFIN} = +3dBm, V_{CC} = 3.2V, f_{RFIN} = 2.45GHz (Note 3)$		68	85		
Supply Current	$V_{D1} \le 0.8V, V_{D0} \ge 2.0V$			111	~^^	
(Note 2)	$V_{D1} \ge 2.0V, V_{D0} \le 0.8V, T_A = +25^{\circ}C, P_{RFIN} = +3dBm, V_{CC} = 3.2V, f_{RFIN} = 2.45GHz (Note 3)$		75	90		
	$V_{D1} \ge 2.0V, V_{D0} \le 0.8V$			115		
	$V_{D1} \ge 2.0V, V_{D0} \ge 2.0V, T_A = +25^{\circ}C, P_{RFIN} = +3dBm, V_{CC} = 3.2V, f_{RFIN} = 2.45GHz (Note 3)$		105	125		
	$V_{D1} \ge 2.0V, V_{D0} \ge 2.0V$			155		
Shutdown Supply Current	SHDN $\leq$ 0.8V, V <sub>D0</sub> $\leq$ 0.8V, V <sub>D1</sub> $\leq$ 0.8V, no input signal		0.5	20.0	μA	
DIGITAL CONTROL INPUT (D	0, D1, AND SHDN)					
Input Logic Voltage High		2			V	
Input Logic Voltage Low				0.8	V	
Input Current	$GND \le V_{IN} \le V_{BIAS}$	1		1	μA	

#### **AC ELECTRICAL CHARACTERISTICS**

(MAX2240 EV kit,  $V_{CC} = +2.7V$  to +5V,  $P_{RFIN} = 0$ dBm to +4dBm,  $f_{RFIN} = 2.4$ GHz to 2.5GHz,  $\overline{SHDN} = V_{CC}$ ,  $T_A = +25^{\circ}$ C. Typical values measured at  $V_{CC} = +3.2V$ ,  $P_{RFIN} = +3$ dBm,  $f_{RFIN} = 2.4$ 5GHz, unless otherwise noted.)

PARAMETERS	CONDITIONS	MIN	TYP	MAX	UNITS
Frequency Range		2400		2500	MHz
Input Power Range		0		4	dBm
	$V_{D1} \le 0.8V, V_{D0} \le 0.8V$	2400         0         3         8         12         FIN = 2.45GHz, VD1 ≥ 2V,         17.3         19         2         2         2         2         2         15.3         2         2         2         15.3         2         2         15.3         2         15.3         2         15.3         2         15.3         2         15.3         2         6         2         -20         -40         c low-to-high transition         c high-to-low transition         load VSWR ≤ 3:1         45			
Frequency RangeInput Power RangeOutput Power RangeOutput Power RangeVitVitVitVitVitVitVitVitVitVitVitVitVitVitVitVitVitVitPower Control Steps(Notes 4, 9)Harmonic Output (Notes 3, 9)Input VSWR (Note 9)Input VSWR (Note 9)RestIn-Band Spurious Noise(Notes 5, 9)Power Ramp Turn-On Time(Notes 6, 9)Power Ramp Turn-Off Time(Note 9)Nonharmonic Spurious Output(Note 9)Input to Output Isolation in ShutdownMaximum Output VSWR WithoutAl	$V_{D1} \le 0.8V, V_{D0} \ge 2V$		8		
	$V_{D1} \ge 2V, V_{D0} \le 0.8V$		12		dBm
Oulput Fower	$V_{CC} = 3.2V, P_{RFIN} = 3dBm, f_{RFIN} = 2.45GHz, V_{D1} \ge 2V, V_{D0} \ge 2V, T_A = +25^{\circ}C$ (Note 9)	≥ 2V, 17.3 19			- UDIII
	ency Range2400Power Range0 $V_{D1} \le 0.8V, V_{D0} \le 0.8V$ 3 $V_{D1} \le 0.8V, V_{D0} \le 2V$ 8 $V_{D1} \ge 2V, V_{D0} \le 0.8V$ 12 $V_{D1} \ge 2V, V_{D0} \le 0.8V$ 12 $V_{CC} = 3.2V, PRIN = 3dBm, fRFIN = 2.45GHz, V_{D1} \ge 2V, V_{D0} \ge 2V, T_A = +25°C (Note 9)$ 17.3 $V_{D1} \ge 2V, V_{D0} \ge 2V, T_A = -40°C to +85°C (Note 1)$ 15.3 $V_{D1} \ge 2V, V_{D0} \ge 2V, T_A = -40°C to +85°C (Note 1)$ 15.3 $V_{CC} = 5.0V$ 2 $V_{CC} = 5.0V$ 2 $V_{CC} = 2.7V to 5.0V$ 2 $Oric Output (Notes 3, 9)$ -15 $V_{CC} = 5.0Q$ , over full Pin range1.5:1 $Prequency offset = \pm 550kHz$ -21 $Prequency offset = \pm 550kHz$ -20 $Frequency offset = \pm 1.5MHz$ -20 $Frequency offset = \pm 2.5MHz$ -40 $r Ramp Turn-On Time s 6, 9)$ $SHDN = 0 to 1, D0 = D1 = logic low-to-high transitions TAPN = 0 to 1, D0 = D1 = logic high-to-low transition45armonic Spurious Output 9)All power levels set by D0, D1; load VSWR \le 3:10All power levels set by D0, D1;6:1$	24			
Power Control Steps	$V_{CC} = 5.0V$	2	6		
(Notes 4, 9)	V <sub>CC</sub> = 2.7V to 5.0V	2400 0 3 6 11 17.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3 15.3		8.6	dB
Harmonic Output (Notes 3, 9)			-15	-5	dBm
Input VSWR (Note 9)	$R_S = 50\Omega$ , over full $P_{in}$ range		1.5:1	2:1	dBm
	Frequency offset = $\pm 550$ kHz		3 8 12 19 19 6 -15 1.5:1 -21 -20 -40 -40	-20	dBc
1	Frequency offset = $\pm 1.5$ MHz		-20		dBm
	Frequency offset = $\pm 2.5$ MHz	-40		GBIII	
1	$\overline{\text{SHDN}} = 0$ to 1, D0 = D1 = logic low-to-high transition			2	μs
	$\overline{\text{SHDN}}$ = 1 to 0, D0 = D1 = logic high-to-low transition			2	μs
Nonharmonic Spurious Output (Note 9)	All power levels set by D0, D1; load VSWR $\leq$ 3:1			-30	dBm
			45		dB
I	All power levels set by D0, D1; any load phase angle, any duration		6:1		

**Note 1:** Limits are 100% production tested at  $T_A = +25^{\circ}$ C. Limits over the entire operating temperature range are guaranteed by design and characterization but are not production tested.

Note 2: Supply current is measured with RF power applied to the input.

Note 3: Measured with an output-matching network to minimize the 2nd and 3rd harmonics (see Applications Information section).

**Note 4:** Power steps between adjacent power levels. All other operating conditions remain constant during power step change.

**Note 5:** Output measured in 100kHz RBW. Test signal modulation shall comply with GFSK, BT = 0.5, 1-bit/symbol, 1Mbps, frequency deviation = 175kHz.

**Note 6:** The total turn-on time for the PA output power to settle within 1dB of the final value.


Note 7: The total turn-off time for the PA output power to drop to -10dBm.

Note 8: After removal of the load mismatch, the PA returns to operation under normal conditions.

Note 9: Guaranteed by design and characterization.

#### **Typical Operating Characteristics**

(MAX2240 EV kit, V<sub>CC</sub> = +3.2V, P<sub>RFIN</sub> = +3dBm, f<sub>RFIN</sub> = 2.45GHz, SHDN = V<sub>CC</sub>, T<sub>A</sub> = +25°C, unless otherwise noted. See Table 1 for power level settings P1, P2, P3, P4.)




**MAX2240** 

4



(MAX2240 EV kit,  $V_{CC} = +3.2V$ ,  $P_{RFIN} = +3dBm$ ,  $f_{RFIN} = 2.45GHz$ ,  $\overline{SHDN} = V_{CC}$ ,  $T_A = +25^{\circ}C$ , unless otherwise noted. See Table 1 for power level settings P1, P2, P3, P4.)



#### \_Bump Description

BUMP	NAME	FUNCTION
C3	RFIN	Power Amplifier RF Input. Internally DC blocked and matched to $50\Omega$ .
C2	Vcc	DC Voltage Supply for 1st Stage. A 1.2nH series inductance required for optimum output power and efficiency, followed by an external RF bypass capacitor to ground.
C1	GND2	Ground Connection to the Amplifier 2nd Stage. Requires a low-inductance/low thermal resistance path to the ground plane with multiple vias.
В3	GND1	Ground Connection for Bias and 1st Stage. Requires a low-inductance/low thermal resistance path to the ground plane with multiple vias.
B2	SHDN	Power Amplifier Shutdown Control Input. Drive $\overline{\text{SHDN}}$ low to enable low-power shutdown mode. Drive $\overline{\text{SHDN}}$ high for normal operation.
B1	RFOUT	Power Amplifier RF Output. Open-collector output requires external pull-up inductor to V <sub>CC</sub> . Requires an external matching network for optimum output power and efficiency.
A3	BIAS	DC Voltage Supply for Bias and Control Circuitry. An external RF bypass capacitor to ground is required. Place capacitor as close to the pin as possible.
A2	D1	Digital Power Control Input (MSB) (Table 1)
A1	D0	Digital Power Control Input (LSB) (Table 1)

#### **Detailed Description**

The MAX2240 PA is guaranteed to operate over a 2.4GHz to 2.5GHz frequency range with a +2.7V to +5V single supply. The PA provides a nominal +20dBm output power in the highest power mode setting (D0 = D1 = 1). The signal path consists of two amplifier stages: an input amplifier stage and a PA stage. A matching circuit is provided between the two stages to match the amplifiers' impedance. The PA also contains

bias circuits that interface to external logic commands (D0, D1, and  $\overline{SHDN}$ ) to control output power and power-up/down of the amplifier.

The input amplifier is an AC-coupled variable gain amplifier (VGA) with its input port internally matched to  $50\Omega$ . The amplifier is AC-coupled; hence, a DC blocking capacitor is not required at the RFIN port. The VGA gain is varied by changing the bias current through a current driver circuit. The current driver circuit provides



#### Table 1. Control Inputs

DIGITAL CONTROL INPUTS			OUTPUT POWER AND SUPPLY CURRENT			
SHDN	D1	D0	POWER LEVEL	PIN (dBm)	Pout (dBm)	ICC (mA)
0	0	0	PA OFF-	3	-22	<1µA
1	0	0	P1	3	3	65
1	0	1	P2	3	8	68
1	1	0	P3	3	12	75
1	1	1	P4	3	19	105

four levels (magnitudes) of precisely controlled currents to the VGA, depending on power control digital inputs D0 and D1. Each current level presents a different power level to the final amplifier stage, therefore controlling the output power.

The digital power control circuit of the PA greatly simplifies control of the output power. The two digital bits D0 and D1 control the output power in four steps with approximately a 6dB/step. The PA is optimized to provide power control steps within a 2dB/step to 8.6dB/ step over the full temperature range and V<sub>CC</sub> and RF input power variations. Table 1 shows the D0 and D1 digital control states, the corresponding nominal output power, and the typical current consumption of the IC.

The bias circuit provides separate bias voltages and currents to the amplifier stages. An internal lowpass RC filter isolates the bias circuit from being corrupted by the RF signals. The bias circuit is optimized to minimize output power variations due to the variations in temperature, V<sub>CC</sub>, and RF power input. The bias circuit design also ensures the stability of the PA when connected to high VSWR loads over all power levels. A digital low at the SHDN port turns the amplifier down with a current consumption of less than 1µA.

The MAX2240 integrates all the RF matching components on-chip, except for the output stage match. The internal input match enables the RF input with  $50\Omega$  impedance to be directly connected to the RFIN port through a  $50\Omega$  transmission line.

The MAX2240 PA requires an external match at the RFOUT port to optimize the amplifier for output power and efficiency. For an optimum match at 2.45GHz, the load impedance at the RFOUT port is approximately  $15\Omega + j18\Omega$  (Figure 1). There are numerous ways of transforming  $50\Omega$  to the optimum impedance. The output matching in the typical operating circuit is implemented using a series transmission line of  $75\Omega$  and electrical length of  $26^{\circ}$ , and an open-ended shunt stub

of  $65\Omega$  and  $41^\circ$  in length. The shunt stub also reduces the second harmonic at the output.

#### **Applications Information**

The MAX2240 power amplifier requires a relatively small number of external components. These components are small, low-cost surface-mount passive elements. The capacitors are all 0402 multilayer ceramic chip capacitors. These capacitors possess excellent high-frequency properties and are cost effective. The *Typical Application Circuit* is shown on page 1.

The inductor is a Q (>25) 0603 chip inductor. All transmission lines are simple microstrip structures printed on the PC board.

#### **Power-Supply Considerations**

The MAX2240 is designed to operate from a single, positive supply voltage (V<sub>CC</sub>). Three pins are fed by the supply voltage: BIAS, V<sub>CC</sub>, and RFOUT. Each supply voltage connection requires a separate RF bypass capacitor for proper operation. Use a  $0.1\mu$ F bypass capacitor to filter the supply at the common V<sub>CC</sub> node (see *Typical Application Circuit*).

BIAS requires a 220pF capacitor to ground. Locate one end of the capacitor as close as possible to BIAS and the other end of the capacitor near GND1 with several vias to the ground plane.

 $V_{CC}$  powers the amplifier 1st stage output. A 1.2nH inductor in series with  $V_{CC}$  and the  $V_{CC}$  bypass capacitor is needed for optimal output power and efficiency. An 18pF bypass capacitor to ground is required at the supply end of the 1.2nH inductor.

RFOUT is connected to the power supply through a choke inductor (through transmission line section T1). Select a choke with a self-resonant frequency at or slightly below 2.4GHz. A 220pF bypass capacitor is needed at the supply voltage end of the inductor.

#### **RF** Input

The internal input stage impedance matching network is integrated on the MAX2240, so it is possible to directly connect a  $50\Omega$  transmission line to RFIN. No external matching is required.

#### **Output Stage (RF Output)**

The output stage of the MAX2240 power amplifier is the collector of a transistor. The DC bias and impedance matching network are off-chip as shown in the *Typical Application Circuit*.

An off-chip external network, as with most PA ICs, is used to achieve higher efficiency and output power than is typically achieved using low-Q on-chip matching elements. Optimum output power and efficiency are achieved with a particular impedance on the output at the operating frequencies of interest and a short at the RF harmonic frequencies. This impedance is specified relative to a reference plane at the amplifier output into the matching network and load. This is the impedance that achieves the output power and current consumption listed in the electrical specifications. It is shown below in the chart and table of Figure 1.




Figure 1. Output Impedance

ine primary power-matching structure

is a lowpass network formed by the series transmission line section T1 and the open-stub transmission line section T2. The transmission line network acts like a series inductance and shunt capacitance. T1 and T2 are expressed as electrical lengths of a particular characteristic impedance line, but could be designed with different impedance lines.

Choose the length of T2 to provide a short at the 2nd harmonic frequency of the fundamental, and significantly attenuate its amplitude at the output—1/4 wave at the 2nd harmonic frequency of 4.9GHz. The 3rd harmonic is attenuated through the clever use of the parasitic capacitance in the choke. This capacitance rolls off the choke impedance at higher frequencies and appears as a low impedance at the 3rd harmonic frequency.

The output series capacitor is used as a DC-blocking capacitor and a final matching element. A value of 10pF is recommended.

As explained in the *Power-Supply Considerations* section, for proper DC biasing, the PA requires a connection to V<sub>CC</sub> through an inductor, serving as a choke. Locate the inductor on the load side of transmission line T1. The recommended inductor value is 22nH. However, its value is not critical but must provide an impedance that is several hundred ohms. Choose an inductor with a self-resonant frequency at or slightly below 2.4GHz. The inductor Q is not critical; a moderate Q (>25) is sufficient. Remember to provide sufficient current-handling capability for the inductor, in this case at least 200mA. Also, a 220pF bypass capacitor is recommended at the supply voltage end of the inductor.

#### Layout

Design the layout for the PA IC to be as compact as possible to minimize the magnitude of parasitics. The chipscale IC package uses a bump pitch of 0.5mm (19.7 mil) and bump diameter of 0.3mm (~12 mil). Therefore, lay out the solder pad spacing on 0.5mm (19.7 mil) centers, use a pad size of 0.25mm (~10 mil) and a solder mask opening of 0.33mm (13 mil). Round or square pads are permissible. (Refer to the Maxim document, *Wafer Level Ultra-Chipscale Packaging* for additional detailed information on UCSP layout and handling.) Connect multiple vias from the ground plane as close to the ground pins as possible.

As already described, locate the capacitors as close as possible to the IC supply voltage pin or supply end of the series inductor. Place the ground end of these capacitors near the IC GND pins to provide a lowimpedance return path for the signal current.

# **MAX2240**

#### SHDN

**UCSP** Reliability

SHDN is located in the center of the bump layout of the MAX2240. Therefore, the SHDN line requires the use of either a via to a buried line or a trace that fits inside a 10-mil gap between solder pads to bring out a connection from SHDN.

#### D0, D1 Pins

Digital power control inputs D0 and D1 have CMOSlogic level inputs. As in any PC board circuit, the length of the logic signal traces determines the susceptibility to high-frequency noise that can interfere with normal switching. Therefore, in some cases, it can be necessary to provide some local lowpass filtering of the logic traces to suppress HF noise coupling to these inputs.

#### **Output Match Layout**

It is possible to lay out the output matching network transmission traces in a more compact manner if PC board area is limited. Series lines T1 and T2 can be constructed as folded lines, though it can be necessary to chamfer the corners for wide lines.

#### Prototype Chip Installation


Alignment keys on the PC board around the area where the chip is located are helpful in the prototype assembly process. The MAX2240 EV kit PC board has L-shaped alignment keys at the diagonal corners of the chip. It is better to align the chip on the board before any other components are placed, and then place the board on a hotplate or hot surface until the solder starts melting. Remove the board from the hotplate without disturbing the position of the chip, and let it cool down to room temperature before processing the board further. The UCSP represents a unique packaging form factor that may not perform equally to a packaged product through traditional mechanical reliability tests. CSP reliability is integrally linked to the user's assembly methods, circuit board material, and usage environment. The user should closely review these areas when considering use of a CSP package. Performance through Operating Life Test and Moisture Resistance remains uncompromised as it is primarily determined by the wafer-fabrication process.

Mechanical stress performance is a greater consideration for a CSP package. CSPs are attached through direct solder contact to the user's PC board, foregoing the inherent stress relief of a packaged product lead frame. Solder joint contact integrity must be considered. Table 2 shows the testing done to characterize the CSP reliability performance. In conclusion, the UCSP is capable of performing reliably through environmental stresses as indicated by the results in the table. Additional usage data and recommendations are detailed in the UCSP application note, which can be found on Maxim's web- site at www.maximic.com.

Users should also be aware that, as with any interconnect system, there are electromigration-based current limits that, in this case, apply to the maximum allowable current in the bumps. Reliability is a function of this current, the duty cycle, lifetime, and bump temperature. See the *Absolute Maximum Ratings* section for any specific limitations, listed under Continuous Operating Lifetime.

TEST	CONDITIONS	DURATION	NO. OF FAILURES PER SAMPLE SIZE
Temperature Cycle	-35°C to +85°C, -40°C to +100°C	150 cycles, 900 cycles	0/10, 0/200
Operating Life	$T_A = +70^{\circ}C$	240hr	0/10
Moisture Resistance	+20°C to +60°C, 90% RH	240hr	0/10
Low-Temperature Storage	-20°C	240hr	0/10
Low-Temperature Operational	-10°C	24hr	0/10
Solderability	8hr steam age	—	0/15
ESD	±2000V, Human Body Model	—	0/5
High-Temperature Operating Life	T <sub>J</sub> = +150°C	168hr	0/45

#### Table 2. Reliability Test Data



#### **Bump Configuration**

#### Marking Information



■: Pin 1 ID AAA: Product ID code XXX: Lot Code

#### **Package Information**

For the latest package outline information and land patterns (footprints), go to **www.maxim-ic.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE NO.	LAND
TYPE	CODE		PATTERN NO.
9 UCSP	B9+1	<u>21-0093</u>	

#### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
3	8/11	Corrected supply current in <i>Electrical Characteristics</i> ; updated power dissipation and soldering temperature in the <i>Absolute Maximum Ratings</i> .	2

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

10

**MAX2240** 

© 2011 Maxim Integrated Products

\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

Maxim is a registered trademark of Maxim Integrated Products, Inc.