

**Electrical Specifications** ( $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$  unless otherwise specified)


INPUT CHARACTERISTICS	Limits	Units
Min. Control Current (See Fig.1)	3.0	mA
Control Current Range (Caution: current limit input LED, see Fig.6)	3.0 to 25	mA
Max. Reverse Voltage	7.0	V

OUTPUT CHARACTERISTICS	Limits	Units
Operating Voltage Range	0 to $\pm 400$	$V_{(DC \text{ or AC peak})}$
Max. Load Current @ $T_A = +40^{\circ}\text{C}$ (See Fig.1)	"A" Connection "B" Connection "C" Connection	mA (AC or DC) mA (DC) mA (DC)
Max. On-State Resistance @ $T_A = +25^{\circ}\text{C}$ For 50mA Pulsed Load, 5mA Control (See Fig.4)	"A" Connection "B" Connection "C" Connection	$\Omega$ $\Omega$ $\Omega$
Max. Off-State Leakage @ $T_A = +25^{\circ}\text{C}$ , $\pm 400\text{V}$ (See Fig.5) @ 5mA Control		$\mu\text{A}$
Max. Turn-On Time @ $T_A = +25^{\circ}\text{C}$ (See Fig. 7) For 50mA, 100 V <sub>DC</sub> Load, 5mA Control		ms
Max. Turn-Off Time @ $T_A = +25^{\circ}\text{C}$ (See Fig. 7) For 50mA, 100 V <sub>DC</sub> Load, 5mA Control		ms
Max. Output Capacitance @ 50V <sub>DC</sub> (See Fig. 2)		pF

GENERAL CHARACTERISTICS	Limits	Units
Min. Dielectric Strength, Input-Output	4000	$V_{\text{RMS}}$
Min. Insulation Resistance, Input-Output @ $T_A = +25^{\circ}\text{C}$ , 50%RH, 100V <sub>DC</sub>	$10^{12}$	$\Omega$
Max. Capacitance, Input-Output	1.0	pF
Max. Pin Soldering Temperature (10 seconds max.)	+260	$^{\circ}\text{C}$
Ambient Temperature Range: Operating	-40 to +85	$^{\circ}\text{C}$
Storage	-40 to +100	$^{\circ}\text{C}$

**Connection Diagrams**

"B" Connection






Figure 1. Current Derating Curve, "A" connection




Figure 2. Typical Output Capacitance




Figure 3. Linearity Characteristics, "A" connection




Figure 4. Typical Normalized On-Resistance; "A" conn




Figure 5. Typical Normalized Off-State Leakage




Figure 6. Input Characteristics (Current Controlled)




Figure 7. Typical Delay Times






Figure 8. Delay Time Definitions

Case Outline



01-2008 01

**Case Outline**



**OBSOLETE**