## **Absolute Maximum Ratings**





Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these *or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

## **DC Electrical Characteristics**

(*Typical Application Circuit*, 50Ω system impedance, tuned for 315MHz to 433.92MHz operation, V<sub>AVDD</sub> = V<sub>DVDD</sub> = V<sub>PAVDD</sub> = +2.1V to +3.6V, f<sub>RF</sub> = 300MHz to 450MHz, f<sub>CRYSTAL</sub> = 16MHz, T<sub>A</sub> = -40°C to +125°C, unless otherwise noted. Typical values are at V<sub>AVDD</sub> =  $V_{\text{DVDD}}$  =  $V_{\text{PAVDD}}$  = +2.7V, T<sub>A</sub> = +25°C, unless otherwise noted. All min and max values are 100% tested at T<sub>A</sub> = +125°C, and guaranteed by design and characterization over temperature, unless otherwise noted.)



## **AC Electrical Characteristics**

(*Typical Application Circuit*, 50Ω system impedance, tuned for 315MHz to 433.92MHz operation, V<sub>AVDD</sub> = V<sub>DVDD</sub> = V<sub>PAVDD</sub> = +2.1V to +3.6V,  $f_{RF}$  = 300MHz to 450MHz,  $f_{CRYSTAL}$  = 16MHz,  $T_A$  = -40°C to +125°C, unless otherwise noted. Typical values are at V<sub>AVDD</sub> = V<sub>DVDD</sub> = V<sub>PAVDD</sub> = +2.7V, T<sub>A</sub> = +25°C, unless otherwise noted. All min and max values are 100% tested at T<sub>A</sub> = +125°C, and guaranteed by design and characterization over temperature, unless otherwise noted.)



## **AC Electrical Characteristics (continued)**

(*Typical Application Circuit*, 50Ω system impedance, tuned for 315MHz to 433.92MHz operation, V<sub>AVDD</sub> = V<sub>DVDD</sub> = V<sub>PAVDD</sub> = +2.1V to +3.6V, f<sub>RF</sub> = 300MHz to 450MHz, f<sub>CRYSTAL</sub> = 16MHz, T<sub>A</sub> = -40°C to +125°C, unless otherwise noted. Typical values are at V<sub>AVDD</sub> = V<sub>DVDD</sub> = V<sub>PAVDD</sub> = +2.7V, T<sub>A</sub> = +25°C, unless otherwise noted. All min and max values are 100% tested at T<sub>A</sub> = +125°C, and guaranteed by design and characterization over temperature, unless otherwise noted.)



**Note 1:** Supply current and output power are greatly dependent on board layout and PAOUT match.

**Note 2:** 50% duty cycle at 10kHz ASK data (Manchester coded).

**Note 3:** Guaranteed by design and characterization, not production tested.

**Note 4:** Dependent on PCB trace capacitance.



*Figure 1. SPI Timing Diagram*

## **Typical Operating Characteristics**

(50Ω system impedance, V<sub>AVDD</sub> = V<sub>DVDD</sub> = V<sub>PAVDD</sub> = +2.1V to +3.6V, f<sub>RF</sub> = 300MHz to 450MHz, T<sub>A</sub> = -40°C to +125°C, unless otherwise noted. Typical values are at V<sub>AVDD</sub> = V<sub>DVDD</sub> = V<sub>PAVDD</sub> = +2.7V, T<sub>A</sub> = +25°C, unless otherwise noted.)



## **Typical Operating Characteristics(continued)**

(50Ω system impedance, V<sub>AVDD</sub> = V<sub>DVDD</sub> = V<sub>PAVDD</sub> = +2.1V to +3.6V, f<sub>RF</sub> = 300MHz to 450MHz, T<sub>A</sub> = -40°C to +125°C, unless otherwise noted. Typical values are at V<sub>AVDD</sub> = V<sub>DVDD</sub> = V<sub>PAVDD</sub> = +2.7V, T<sub>A</sub> = +25°C, unless otherwise noted.)











**PHASE NOISE vs. OFFSET FREQUENCY**



**REFERENCE SPUR MAGNITUDE vs. SUPPLY VOLTAGE**



## **Typical Operating Characteristics(continued)**

(50Ω system impedance, V<sub>AVDD</sub> = V<sub>DVDD</sub> = V<sub>PAVDD</sub> = +2.1V to +3.6V, f<sub>RF</sub> = 300MHz to 450MHz, T<sub>A</sub> = -40°C to +125°C, unless otherwise noted. Typical values are at V<sub>AVDD</sub> = V<sub>DVDD</sub> = V<sub>PAVDD</sub> = +2.7V, T<sub>A</sub> = +25°C, unless otherwise noted.)





**EFFICIENCY vs. SUPPLY VOLTAGE**





## **Pin Description**



## **Detailed Description**

The MAX7057 is frequency programmable from 300MHz to 450MHz, by using a fractional-N phase-locked loop (PLL), and transmits data using either ASK or FSK modulation. The MAX7057 has integrated tuning capacitors at the output of the power amplifier (PA) to ensure highpower efficiency at various programmable frequencies with a single-matching network.

The crystal-based architecture of the MAX7057 eliminates many of the common problems with SAW transmitters by providing greater modulation depth, faster frequency settling, tighter transmit frequency tolerance, and reduced temperature dependence. In particular, the tighter transmit frequency tolerance means that a superheterodyne receiver with a narrower IF bandwidth (therefore lower noise bandwidth) can be used. The payoff is better overall receiver performance when using

a superheterodyne receiver such as the MAX1471, MAX1473, MAX7033, MAX7034, or MAX7042.

### **Frequency Programming**

The MAX7057 is a crystal-referenced phased-locked loop (PLL) VHF/UHF transmitter that transmits data over the frequency range of 300MHz to 450MHz in ASK or FSK mode. The transmit frequency is set by the crystal frequency and the programmable divider in the PLL; the programmable-divide ratios can be set anywhere from 19 to 28, which means that with a crystal frequency of 16MHz, the output frequency range can be from 304MHz to 448MHz.

The fractional-N architecture of the PLL in the MAX7057 allows the FSK signal to be programmed for exact frequency deviations and rapid, transient-free frequency settling time. This modulation method completely eliminates the problems associated with crystal-pulling FSK signal generation. The multiplying factor of the PLL is set by a 16-bit number, with 4 bits for integer and 12 bits for fraction. The 12-bit fraction in the synthesizer results in a tuning resolution that is equal to the reference frequency divided by 4096.

The MAX7057 has an internal variable shunt capacitor connected at the PA output. This capacitor is controlled using the SPI to maintain highly efficient transmission at any frequency within a 1.47 to 1 (28/19) tuning range. This means that it is possible to change the frequency and retune the antenna to the new frequency in a very short time. The combination of rapid-antenna tuning ability with rapid-synthesizer tuning makes the MAX7057 a true frequency-agile transmitter. The tuning capacitor has a resolution of 0.25pF. The MAX7057 also features adjustable output power through an external resistor to nearly +10dBm into a 50Ω load at +2.7V.

The MAX7057 supports data rates up to 100kbps NRZ in both ASK and FSK modes. In FSK mode, the frequency deviation can be programmed as low as ±2kHz and as high as ±100kHz.

### **Power Amplifier (PA)**

The PA of the MAX7057 is a high-efficiency, open-drain switching-mode amplifier. In a switching-mode amplifier, the gate of the final-stage FET is driven with a very sharp 25% duty-cycle square wave at the transmit frequency. This square wave is derived from the synthesizer circuit. When the matching network is tuned correctly, the output FET resonates the attached matching circuit with a minimum amount of power dissipated in the FET. With a proper output-matching network, the PA can drive a wide range of antenna impedances, which include a small-loop PCB trace and a  $50Ω$  antenna. The output-matching network suppresses the carrier harmonics and transforms the antenna impedance to an optimal impedance at PAOUT, which is from 125Ω to 250Ω.

When the output-matching network is properly tuned, the PA transmits power with a high overall efficiency of up to 25%. The efficiency of the PA itself is more than 39%. The output power can be adjusted by changing the impedance seen by the PA or by adjusting the value of an external resistor at PAOUT.

### **Envelope Shaping**

The MAX7057 features an internal envelope-shaping resistor for ASK modulation, which connects between PAVDD and ROUT. When connected to the PA pullup inductor, the envelope-shaping resistor slows the turnon/-off time of the PA and results in a smaller spectral width of the modulated PA output signal.

### **Variable Capacitor**

The MAX7057 has a set of internal variable shunt capacitors that can be switched in and out to present different capacitor values at the PA output. The capacitors are connected from the PA output to ground. This allows changing the tuning network along with the synthesizer divide ratio each time the transmitted frequency changes, making it possible to maintain maximum transmitter power while moving rapidly from one frequency to another.

When the particular capacitance control bit is high, the corresponding amount of shunt capacitance is added at PAOUT. The 32 capacitor values are selected using the SPI; the capacitance resolution is 0.25pF. The total capacitance can vary from 0 to 7.75pF. For example, if cap[1] and cap[3] are high, and cap[4], cap[2], and cap[0] are low, this circuit will add 2.5pF at PAOUT. See Table 1 for variable capacitor values and control bits.

## **Fractional-N Phase-Locked Loop (PLL)**

The MAX7057 utilizes a fully integrated fractional-N PLL for its transmit frequency synthesizer. All PLL components, including the loop filter, are included on-chip. The loop bandwidth is programmable to either 300kHz or 600kHz. See Tables 2, 3, and 4 for "pllbw" bit description. The 16-bit fractional-N topology allows the transmit frequency to be adjusted in increments of  $f_{\text{XTAl}}$  /4096. The allowable range of the  $f_{RF}/f_{\text{XTAL}}$  ratio is approximately 19 to 28.

The fractional-N topology also allows exact FSK frequency deviations to be programmed, completely eliminating the problems associated with generating frequency deviations by crystal oscillator pulling.

The integer and fractional portions of the PLL divider ratio set the transmit frequency. The following example shows how to determine the correct values to be loaded to registers HIFREQ1, HIFREQ0, LOFREQ1, and LOFREQ0. See Tables 2, 3, and 7–10 for a detailed description of these registers.

## **Table 1. Variable Capacitor Values and Control Bits**



Due to the nature of the transmit PLL frequency divider, a fixed offset of 16 must be subtracted from the transmit PLL divider ratio for programming the MAX7057's transmit frequency registers. To determine the value to program the MAX7057's transmit frequency registers, convert the decimal value of the following equation to the nearest hexadecimal value:

$$
\left(\frac{f_{RF}}{f_{\text{XTAL}}} - 16\right) \times 4096 = \text{Decimal value to program}
$$
  
transmit frequency registers

Assume that the ASK transmit frequency = 315MHz and  $f_{\text{XTAI}}$  = 16MHz. In this example, the rounded decimal value is 15,104, or 0x3B00 hexadecimal. The upper 2 bytes (0x3B) are loaded into the LOFREQ1 register, and the low 2 bytes (0x00) are loaded into the LOFREQ0 register. In ASK mode, the transmit frequency equals the lower frequency programmed into the MAX7057's transmit frequency registers (see Tables 2, 3, and 9–12).

In FSK mode, the transmit frequencies equal the upper (HIFREQ1 and HIFREQ0) and lower (LOFREQ1 and LOFREQ0) frequencies programmed into the MAX7057's transmit frequency registers. Calculate the upper and lower frequency in the same way as shown above. FSK deviations as low as ±2kHz and as high as ±100kHz are programmable (see Tables 2, 3, and 8–12).

The exact min and max values for the transmit frequency registers (HIFREQ1/0, LOFREQ1/0) are 2.9596 (0x2F42) and 12.0220 (0xC05A), yielding a synthesizer ratio of 18.9596 and 28.0220, respectively. These limits **MUST** be followed to prevent the delta-sigma modulator from overflowing.

Whenever all of the fractional bits in the HIFREQ1/0 and LOFREQ1/0 registers are zero (fhi<sup>[11:0]</sup> and flo<sup>[11:0]</sup>), only an integer divider is used, and the delta-sigma modulator is not in operation. This allows lower current operation. The 600kHz PLL bandwidth should be used in this mode to reduce phase noise.

Any change to the transmit frequency registers must be followed by writing a "1" to the self-reset frequency load register (see Tables 2, 3, and 12).

### **Crystal (XTAL) Oscillator**

The crystal (XTAL) oscillator in the MAX7057 is designed to present a capacitance of approximately 6pF between XTAL1 and XTAL2. In most cases, this corresponds to an 8pF load capacitance applied to the external crystal when typical PCB parasitics are added. The MAX7057 is designed to operate with a typical 10pF load capacitance crystal. **It is very important to use a crystal with a load capacitance that is equal to the capacitance of the MAX7057 crystal oscillator plus PCB parasitics and optional external load capacitors.** If a crystal designed to oscillate with a different load capacitance is used, the crystal is pulled away from its stated operating frequency, introducing an error in the reference frequency. A crystal designed to operate at a higher load capacitance than the value specified for the oscillator is always pulled higher in frequency. Adding capacitance to increase the load capacitance on the crystal increases the startup time and can prevent oscillation altogether.

In actuality, the oscillator pulls every crystal. The crystal's natural frequency is below its specified frequency, but when loaded with the specified load capacitance, the crystal is pulled and oscillates at its specified frequency. This pulling is already accounted for in the specification of the load capacitance.

Additional pulling can be calculated if the electrical parameters of the crystal are known. The frequency pulling is given by:

$$
f_p = \frac{C_m}{2} \left( \frac{1}{C_{\text{case}} + C_{\text{load}}} - \frac{1}{C_{\text{case}} + C_{\text{spec}}} \right) \times 10^6
$$

where:

 $f<sub>D</sub>$  is the amount the crystal frequency is pulled in ppm

 $C<sub>m</sub>$  is the motional capacitance of the crystal C<sub>case</sub> is the case capacitance

C<sub>spec</sub> is the specified load capacitance

 $C<sub>load</sub>$  is the actual load capacitance

When the crystal is loaded as specified (i.e.,  $C<sub>load</sub>$  = C<sub>spec</sub>), the frequency pulling equals zero.

### **Communication Protocol**

The MAX7057 registers are programmed through an SPI interface. Figure 2 shows the timing diagram of the SPI. The GPO must be properly configured to act as an SPI data output (SDO) by setting the configuration 1 register (see Tables 2, 3, 15, and 16).

The SPI operates on a byte format, according to Figure 2.



*Figure 2. SPI Format*



*Figure 3. SPI Write Command Format*

Depending on the command, byte 1 through byte N may assume different functions. They may either be a direct command (write, read, read all, reset), or an address or data contents. The commands available in the MAX7057 SPI are described in detail below:

**Write:** The write command (0x01) is used to program the MAX7057 registers (see Tables 2 and 3). The format shown in Figure 3 must be followed, allowing all the registers to be programmed within one  $\overline{CS}$  cycle.

Using a byte descriptive notation, the write command can be viewed as the following sequence:

SDI: <0x01> <Initial Address> <Data 0> <Data 1> ... <Data N>

Data 0 is then written to the register addressed by <Initial Address>, Data 1 is written to <Initial Address + 1>, and so on.

**Read:** To execute an SPI read operation, the generalpurpose output (GPO) pin must be configured to either a CKOUT\_SDO or SDO function (see Tables 15 and 16 for details).



*Figure 4. SPI Read Command Format*



*Figure 5. SPI Read-All Command Format*

Using a byte descriptive notation, the read command can be viewed as the following sequence, within the same  $\overline{\text{CS}}$  cycle:

SDI: <0x02> <Address 0> <Address 1> <Address2> ... <Address N > < 0x00 > GPO: < XX > < XX > < Data 0 > < Data 1 > ... < Data N - 1 > < Data N>

With this command, all the registers can be read within the same cycle of  $\overline{CS}$ . The addresses can be given in any order.

Read-All: To execute an SPI read-all operation, GPO must be configured to either a CKOUT\_SDO or SDO function (see Tables 15 and 17 for details).

Using a byte descriptive notation, the read command can be viewed as the following sequence, within two CS cycles:

SDI: <0x03> <Address N> < XX >< XX > < XX >  $\therefore$  XX > ...< XX > GPO:  $\overline{CS}$  cycle 1  $\overline{CS}$  cycle 2 <Data N> <DataN + 1> <DataN + 2> …<Data N + n>

Reset: The MAX7057 can be reset to its power-up state through the reset command.



*Figure 6. Reset Command Format*

Using a byte descriptive notation, the reset command can be viewed as the following sequence, within the same CS cycle:

SDI: <0x04>

### **Features and Settings**

Values and parameters are set through registers in the MAX7057 that are addressable through the SPI. These registers contain bits that either turn functions on and off or program numerical settings. The following settings are controlled through the SPI.

### **Variable Capacitor**

The internal variable shunt capacitor, which is instrumental in matching the PA to the antenna, is controlled by setting 5 bits in the configuration 0 register. This allows for 32 levels of shunt capacitance control. Since the control of these 5 bits is independent of the other settings, any capacitance value can be chosen at any frequency, making it possible to maintain maximum transmitter efficiency while moving rapidly from one frequency to another.

### **Clock Output**

The MAX7057 has a buffered clock output that can serve as a clock for a microprocessor. The divide ratio is set through the configuration 0 register (see Tables 5 and 6). The divide settings are 1 (no division), 2, 4, 8, or 16; the original undivided frequency is based on the reference frequency generated by the external crystal. The buffered clock output is available at GPO when enabled by setting the configuration 1 register (see Tables 2, 3, 15, and 16).

### **Mode Select and Crystal Shutdown**

The transmission mode is selected by writing to a register. The default mode is ASK and the mode can be changed to FSK by writing a 1 to the mode bit in the control register. This register is also used to keep the crystal circuit powered up in the shutdown mode.

### **Registers**

The following tables provide information on the MAX7057 registers.



## **Table 2. Register Summary**



## **Table 3. Register Configuration**

## **Table 4. Control Register (Address: 0x00)**



## **Table 5. Configuration 0 Register (Address: 0x01)**





## **Table 6. ckdiv[2:0] of Configuration 0 Register (Address: 0x01)**

## **Table 7. High-Frequency 1 Register (Address: 0x02)**



The 4 MSBs of HIFREQ1 (fhi[15:12]) are the integer portion of the divider, excluding offset of 16. The 12 LSBs (fhi[11:0]) are the fractional part of the divider.

### **Table 8. High-Frequency 0 Register (Address: 0x03)**



## **Table 9. Low-Frequency 1 Register (Address: 0x04)**



The 4 MSBs of LOFREQ1 (flo[15:12]) are the integer portion of the divider, excluding offset of 16. The 12 LSBs (flo[11:0]) are the fractional part of the divider.

Valid values for the divider are shown in Table 11.

## **Table 10. Low-Frequency 0 Register (Address: 0x05)**



## **Table 11. Maximum and Minimum Values for Frequency Divide**



These values are internally summed with 16, and thus, the min and max divider becomes approximately 19 and 28. These limits MUST be followed, to prevent the delta-sigma number generator from overflowing.

Whenever all of the fhi[11:0] and flo[11:0] are zero, only an integer divider is used, and the delta-sigma modulator is not in operation. This allows lower current operation. The 600kHz PLL bandwidth could be used in this mode to reduce phase noise.

## **Table 12. Frequency Load Register (Address: 0x06)**



## **Table 13. Data In Register (Address: 0x07)**



## **Table 14. Enable Register (Address: 0x08)**



## **Table 15. Configuration 1 Register (Address: 0x09)**



## **Table 16. General-Purpose Output Selector (gposel[2:0]) for Configuration 1 Register**





## **Table 17. Status Register (Address: 0x0C)**

## **Applications Information**

### **Output Matching to 50Ω**

When matched to a 50Ω system, the MAX7057's PA is capable of delivering +9.2dBm of output power at PAVDD  $= +2.7V$  with a broadband match. The output of the PA is an open-drain transistor, which has internal selectable shunt tuning capacitors (see the *Variable Capacitor* section) for impedance matching. It is connected to PAVDD or ROUT through a pullup inductor for proper biasing. The internal selectable shunt capacitors make it easy for tuning when changing the output frequency. The pullup inductor from the PA to PAVDD or ROUT serves three main purposes: resonating the capacitive PA output, providing biasing for the PA, and acting as a high-frequency choke to prevent RF energy from coupling onto the supply voltage. The pi network between the PA output and the antenna also forms a lowpass filter that provides attenuation for the higher-order harmonics.

### **Output Matching to PCB Loop Antenna**

In many applications, the MAX7057 must be impedance-matched to a small-loop antenna. The antenna is usually fabricated out of a copper trace on a PCB in a rectangular, circular, or square pattern. The antenna has an impedance that consists of a lossy component and a radiative component. To achieve high radiating efficiency, the radiative component should be as high as possible, while minimizing the lossy component. In addition, a loop

antenna has an inherent loop inductance associated with it (assuming the antenna is terminated to ground). In a typical application, the inductance of the loop antenna is approximately 50nH to 100nH. The radiative and lossy impedances can be anywhere from a few tenths of an ohm to 5Ω or 10Ω.

### **Layout Considerations**

A properly designed PCB is an essential part of any RF/ microwave circuit. At high-frequency inputs and outputs, use controlled-impedance lines and keep them as short as possible to minimize losses and radiation. At high frequencies, trace lengths that are in the order of λ/10 or longer act as antennas, where  $\lambda$  is the wavelength.

Keeping the traces short also reduces parasitic inductance. Generally, 1in of PCB trace adds about 20nH of parasitic inductance. The parasitic inductance can have a dramatic effect on the effective inductance of a passive component. For example, a 0.5in trace connecting to a 100nH inductor adds an extra 10nH of inductance, or 10%.

To reduce parasitic inductance, use wider traces and a solid ground or power plane below the signal traces. Using a solid ground plane can reduce the parasitic inductance from approximately 20nH/in to 7nH/in. Also, use low-inductance connections to the ground plane, and place decoupling capacitors as close as possible to all  $V<sub>DD</sub>$  pins.

# **Typical Application Circuit**



## **Component List**



## **Functional Diagram**



## **Chip Information**

PROCESS: CMOS

## **Package Information**

For the latest package outline information and land patterns (footprints), go to **[www.maximintegrated.com/packages](http://www.maximintegrated.com/packages)**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.



## **Revision History**



For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

*Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses*  are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) *shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.*

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Maxim Integrated](https://www.mouser.com/maxim-integrated): [MAX7057ASE+](https://www.mouser.com/access/?pn=MAX7057ASE+) [MAX7057ASE+T](https://www.mouser.com/access/?pn=MAX7057ASE+T)