# **READ MODE**

The DS1249 devices execute a read cycle whenever  $\overline{WE}$  (Write Enable) is inactive (high) and  $\overline{CE}$  (Chip Enable) and  $\overline{OE}$  (Output Enable) are active (low). The unique address specified by the 18 address inputs (A<sub>0</sub> - A<sub>17</sub>) defines which of the 262,144 bytes of data is accessed. Valid data will be available to the eight data output drivers within t<sub>ACC</sub> (Access Time) after the last address input signal is stable, providing that  $\overline{CE}$  and  $\overline{OE}$  access times are also satisfied. If  $\overline{OE}$  and  $\overline{CE}$  access times are not satisfied, then data access must be measured from the later-occurring signal ( $\overline{CE}$  or  $\overline{OE}$ ) and the limiting parameter is either t<sub>CO</sub> for  $\overline{CE}$  or t<sub>OE</sub> for  $\overline{OE}$  rather than t<sub>ACC</sub>.

#### WRITE MODE

The DS1249 executes a write cycle whenever the  $\overline{WE}$  and  $\overline{CE}$  signals are active (low) after address inputs are stable. The later-occurring falling edge of  $\overline{CE}$  or WE will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of  $\overline{CE}$  or  $\overline{WE}$ . All address inputs must be kept valid throughout the write cycle.  $\overline{WE}$  must return to the high state for a minimum recovery time (t<sub>WR</sub>) before another cycle can be initiated. The  $\overline{OE}$  control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output drivers are enabled ( $\overline{CE}$  and  $\overline{OE}$  active) then  $\overline{WE}$ will disable the outputs in t<sub>ODW</sub> from its falling edge.

# DATA RETENTION MODE

The DS1249AB provides full functional capability for  $V_{CC}$  greater than 4.75 volts and write protects by 4.5 volts. The DS1249Y provides full-functional capability for  $V_{CC}$  greater than 4.5 volts and write protects by 4.25 volts. Data is maintained in the absence of  $V_{CC}$  without any additional support circuitry. The nonvolatile static RAMs constantly monitor  $V_{CC}$ . Should the supply voltage decay, the NV SRAMs automatically write protects themselves, all inputs become "don't care," and all outputs become high impedance. As  $V_{CC}$  falls below approximately 3.0 volts, a power switching circuit connects the lithium energy source to RAM to retain data. During power-up, when  $V_{CC}$  rises above approximately 3.0 volts, the power switching circuit connects external  $V_{CC}$  to the RAM and disconnects the lithium energy source. Normal RAM operation can resume after  $V_{CC}$  exceeds 4.75 volts for the DS1249AB and 4.5 volts for the DS1249Y.

#### FRESHNESS SEAL

Each DS1249 device is shipped from Maxim with its lithium energy source disconnected, guaranteeing full energy capacity. When  $V_{CC}$  is first applied at a level greater than  $V_{TP}$ , the lithium energy source is enabled for battery backup operation.

-0.3V to +6.0V

 $0^{\circ}$ C to  $+70^{\circ}$ C

-40°C to +85°C -40°C to +85°C

+260°C

# **ABSOLUTE MAXIMUM RATINGS**

Voltage on Any Pin Relative to Ground Operating Temperature Range Commercial: Industrial: Storage Temperature Range Lead Temperature (soldering, 10s) **Note:** EDIP is wave or hand soldered only.

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS					A: See N	lote 10)
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
DS1249AB Power Supply Voltage	V <sub>CC</sub>	4.75	5.0	5.25	V	
DS1249Y Power Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V	
Logic 1	V <sub>IH</sub>	2.2		V <sub>CC</sub>	V	
Logic 0	V <sub>IL</sub>	0.0		0.8	V	

### DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 5V \pm 5\% \text{ for } DS1249AB)$ 

	(T <sub>A</sub> : See Note 10) ( $V_{CC} = 5V \pm 10\%$ for DS1249Y)						
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES	
Input Leakage Current	I <sub>IL</sub>	-2.0		+2.0	μΑ		
I/O Leakage Current $\overline{CE} \ge V_{IH} \le V_{CC}$	I <sub>IO</sub>	-2.0		+2.0	μΑ		
Output Current @ 2.4V	I <sub>OH</sub>	-1.0			mA		
Output Current @ 0.4V	I <sub>OL</sub>	2.0			mA		
Standby Current $\overline{CE} = 2.2V$	I <sub>CCS1</sub>		1.0	1.5	mA		
Standby Current $\overline{CE} = V_{CC} - 0.5V$	I <sub>CCS2</sub>		100	150	μΑ		
Operating Current	I <sub>CCO1</sub>			85	mA		
Write Protection Voltage (DS1249AB)	V <sub>TP</sub>	4.50	4.62	4.75	V		
Write Protection Voltage (DS1249Y)	V <sub>TP</sub>	4.25	4.37	4.5	V		


#### CAPACITANCE

 $(T_{A} = +25^{\circ}C)$ 


						120 0)
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Input Capacitance	C <sub>IN</sub>		10	20	pF	
Input/Output Capacitance	C <sub>I/O</sub>		10	20	pF	

<b>AC ELECTRICAL CHARACTERISTICS</b> $(V_{CC} = 5V \pm 5\% \text{ for DS1249AB})$							
	(T <sub>A</sub> : S	ee Note 10	V) (V <sub>CC</sub> = 5V	±10% for	DS1249Y)		
		DS124	9AB-70				
PARAMETER	SYMBOL	DS12	49Y-70	UNITS	NOTES		
		MIN	MAX				
Read Cycle Time	t <sub>RC</sub>	70		ns			
Access Time	t <sub>ACC</sub>		70	ns			
OE to Output Valid	t <sub>OE</sub>		35	ns			
$\overline{CE}$ to Output Valid	t <sub>CO</sub>		70	ns			
$\overline{\text{OE}}$ or $\overline{\text{CE}}$ to Output Active	t <sub>COE</sub>	5		ns	5		
Output High-Z from Deselection	t <sub>OD</sub>		25	ns	5		
Output Hold from Address Change	t <sub>OH</sub>	5		ns			
Write Cycle Time	t <sub>WC</sub>	70		ns			
Write Pulse Width	t <sub>WP</sub>	55		ns	3		
Address Setup Time	$t_{AW}$	0		ns			
Write Recovery Time	t <sub>WR1</sub>	5		ns	12		
Write Recovery Time	t <sub>WR2</sub>	15		ns	13		
Output High-Z from $\overline{WE}$	t <sub>ODW</sub>		25	ns	5		
Output Active from $\overline{WE}$	t <sub>OEW</sub>	5		ns	5		
Data Setup Time	t <sub>DS</sub>	30		ns	4		
Data Hold Time	t <sub>DH1</sub>	0		ns	12		
	t <sub>DH2</sub>	10		ns	13		

# **READ CYCLE**




# WRITE CYCLE 1




SEE NOTES 2, 3, 4, 6, 7, 8, and 12

# WRITE CYCLE 2



SEE NOTES 2, 3, 4, 6, 7, 8, and 13

#### **POWER-DOWN/POWER-UP CONDITION**



SEE NOTE 11

POWER-DOWN/POWER-UP TIMING				(T <sub>A</sub> : See Note 10)		
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
$V_{CC}$ Fail Detect to $\overline{CE}$ and $\overline{WE}$ Inactive	t <sub>PD</sub>			1.5	μs	11
$V_{CC}$ slew from $V_{TP}$ to $0V$	t <sub>F</sub>	150			μs	
$V_{CC}$ slew from 0V to $V_{TP}$	t <sub>R</sub>	150			μs	
$V_{CC}$ Valid to $\overline{CE}$ and $\overline{WE}$ Inactive	t <sub>PU</sub>			2	ms	
V <sub>CC</sub> Valid to End of Write Protection	t <sub>REC</sub>			125	ms	

					(T <sub>A</sub> =	= +25°C)
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Expected Data Retention Time	t <sub>DR</sub>	10			years	9

#### WARNING:

Under no circumstance are negative undershoots, of any amplitude, allowed when device is in battery backup mode.

#### NOTES:

- 1.  $\overline{\text{WE}}$  is high for a Read Cycle.
- 2.  $\overline{OE} = V_{IH}$  or  $V_{IL}$ . If  $\overline{OE} = V_{IH}$  during write cycle, the output buffers remain in a high impedance state.
- 3.  $t_{WP}$  is specified as the logical AND of  $\overline{CE}$  and  $\overline{WE}$ .  $t_{WP}$  is measured from the latter of  $\overline{CE}$  or  $\overline{WE}$  going low to the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high.
- 4.  $t_{DS}$  is measured from the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high.
- 5. These parameters are sampled with a 5 pF load and are not 100% tested.
- 6. If the  $\overline{CE}$  low transition occurs simultaneously with or latter than the  $\overline{WE}$  low transition in Write Cycle 1, the output buffers remain in a high-impedance state during this period.
- 7. If the  $\overline{CE}$  high transition occurs prior to or simultaneously with the  $\overline{WE}$  high transition, the output buffers remain in high-impedance state during this period.
- 8. If  $\overline{WE}$  is low or the  $\overline{WE}$  low transition occurs prior to or simultaneously with the  $\overline{CE}$  low transition, the output buffers remain in a high-impedance state during this period.
- 9. Each DS1249 has a built-in switch that disconnects the lithium source until the user first applies  $V_{CC}$ . The expected  $t_{DR}$  is defined as accumulative time in the absence of  $V_{CC}$  starting from the time power is first applied by the user. This parameter is assured by component selection, process control, and design. It is not measured directly during production testing.
- All AC and DC electrical characteristics are valid over the full operating temperature range. For commercial products, this range is 0°C to 70°C. For industrial products (IND), this range is -40°C to +85°C.
- 11. In a power-down condition the voltage on any pin may not exceed the voltage on  $V_{CC}$ .
- 12.  $t_{WR1}$  and  $t_{DH1}$  are measured from  $\overline{WE}$  going high.
- 13.  $t_{WR2}$  and  $t_{DH2}$  are measured from  $\overline{CE}$  going high.
- 14. DS1249 modules are recognized by Underwriters Laboratories (UL) under file E99151.

# DC TEST CONDITIONS

Outputs Open Cycle = 200 ns for operating current All voltages are referenced to ground

# AC TEST CONDITIONS

Output Load: 100 pF + 1TTL Gate Input Pulse Levels: 0 - 3.0V Timing Measurement Reference Levels Input: 1.5V Output: 1.5V Input pulse Rise and Fall Times: 5 ns

# **ORDERING INFORMATION**

PART	TEMP RANGE	SUPPLY TOLERANCE	PIN-PACKAGE	SPEED GRADE (ns)
DS1249AB-70#	$0^{\circ}$ C to $+70^{\circ}$ C	$5V \pm 5\%$	32 740 EDIP	70
DS1249AB-70IND#	$-40^{\circ}$ C to $+85^{\circ}$ C	$5V \pm 5\%$	32 740 EDIP	70
DS1249Y-70#	$0^{\circ}$ C to $+70^{\circ}$ C	$5V \pm 10\%$	32 740 EDIP	70
DS1249Y-70IND#	-40°C to +85°C	$5V \pm 10\%$	32 740 EDIP	70

#Denotes a RoHS-compliant device that may include lead(Pb) that is exempt under the RoHS requirements.

# **PACKAGE INFORMATION**

For the latest package outline information and land patterns, go to <u>www.maxim-ic.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
32 EDIP	MDT32#7	<u>21-0245</u>	—

# **REVISION HISTORY**

REVISION DATE	DESCRIPTION	PAGES CHANGED
11/10	Updated the storage information, soldering temperature, and lead temperature information in the <i>Absolute Maximum Ratings</i> section; removed the -100 MIN/MAX information from the <i>AC Electrical</i> <i>Characteristics</i> table; updated the <i>Ordering Information</i> table (removed - 100 parts and leaded -70 parts); updated the <i>Package Information</i> table	1, 3, 4, 8

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

DS1249AB-100#
DS1249AB-70#
DS1249AB-70IND#
DS1249Y-100#
DS1249Y-70#
DS1249Y-70IND#
DS1249Y 

85IND#
DS1249AB-85#
DS1249AB-85#
DS1249Y-85#
DS1249Y-70#
<t