


typical byte programming time is a fast 30  $\mu$ s. The end of a program cycle can be optionally detected by the  $\overline{DATA}$  polling feature. Once the end of a byte program cycle has been detected, a new access for a read or program can begin. The typical number of program and erase cycles is in excess of 10,000 cycles.

The optional 8K bytes boot block section includes a reprogramming write lock out feature to provide data integrity. The boot sector is designed to contain user secure code, and when the feature is enabled, the boot sector is permanently protected from being reprogrammed.

#### **Block Diagram**



#### **Device Operation**

**READ:** The AT49BV512 is accessed like an EPROM. When  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  are low and  $\overline{\text{WE}}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  is high. This dualline control gives designers flexibility in preventing bus contention.

**ERASURE:** Before a byte can be reprogrammed, the 64K bytes memory array (or 56K bytes if the boot block featured is used) must be erased. The erased state of the memory bits is a logical "1". The entire device can be erased at one time by using a 6-byte software code. The software chip erase code consists of 6-byte load commands to specific address locations with a specific data pattern (please refer to the Chip Erase Cycle Waveforms).

After the software chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time needed to erase the whole chip is  $t_{\rm EC}$ . If the boot block lockout feature has been enabled, the data in the boot sector will not be erased.

**BYTE PROGRAMMING:** Once the memory array is erased, the device is programmed (to a logical "0") on a byte-by-byte basis. Please note that a data "0" cannot be

programmed back to a "1"; only erase operations can convert "0"s to "1"s. Programming is accomplished via the internal device command register and is a 4 bus cycle operation (please refer to the Command Definitions table). The device will automatically generate the required internal program pulses.

The program cycle has addresses latched on the falling edge of WE or  $\overline{\text{CE}}$ , whichever occurs last, and the data latched on the rising edge of  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$ , whichever occurs first. Programming is completed after the specified  $t_{\text{BP}}$  cycle time. The  $\overline{\text{DATA}}$  polling feature may also be used to indicate the end of a program cycle.

BOOT BLOCK PROGRAMMING LOCKOUT: The device has one designated block that has a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. The size of the block is 8K bytes. This block, referred to as the boot block, can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; the boot block's usage as a write protected region is optional to the user. The address range of the boot block is 0000H to 1FFFH.

Once the feature is enabled, the data in the boot block can no longer be erased or programmed. Data in the main memory block can still be changed through the regular programming method. To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. Please refer to the Command Definitions table.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine if programming of the boot block section is locked out. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from address location 00002H will show if programming the boot block is locked out. If the data on I/O0 is low, the boot block can be programmed; if the data on I/O0 is high, the program lock-out feature has been activated and the block cannot be programmed. The software product identification code should be used to return to standard operation.

**PRODUCT IDENTIFICATION:** The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

**DATA POLLING:** The AT49BV512 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

**TOGGLE BIT:** In addition to DATA polling the AT49BV512 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

**HARDWARE DATA PROTECTION:** Hardware features protect against inadvertent programs to the AT49BV512 in the following ways: (a)  $V_{CC}$  sense: if  $V_{CC}$  is below 1.8V (typical), the program function is inhibited. (b) Program inhibit: holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits program cycles. (c) Noise filter: Pulses of less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a program cycle.

**INPUT LEVELS:** While operating with a 2.7V to 3.6V power supply, the address inputs and control inputs ( $\overline{OE}$ ,  $\overline{CE}$  and  $\overline{WE}$ ) may be driven from 0 to 5.5V without adversely affecting the operation of the device. The I/O lines can only be driven from 0 to  $V_{CC}$  + 0.6V.

#### **Command Definition (in Hex)**

| Command                              | Bus    | 1st<br>Cy | Bus<br>cle       |      | Bus<br>cle |      | Bus<br>cle |      | Bus<br>cle      |      | Bus<br>cle |      | Bus<br>cle |
|--------------------------------------|--------|-----------|------------------|------|------------|------|------------|------|-----------------|------|------------|------|------------|
| Sequence                             | Cycles | Addr      | Data             | Addr | Data       | Addr | Data       | Addr | Data            | Addr | Data       | Addr | Data       |
| Read                                 | 1      | Addr      | D <sub>OUT</sub> |      |            |      |            |      |                 |      |            |      |            |
| Chip Erase                           | 6      | 5555      | AA               | 2AAA | 55         | 5555 | 80         | 5555 | AA              | 2AAA | 55         | 5555 | 10         |
| Byte<br>Program                      | 4      | 5555      | AA               | 2AAA | 55         | 5555 | A0         | Addr | D <sub>IN</sub> |      |            |      |            |
| Boot Block<br>Lockout <sup>(1)</sup> | 6      | 5555      | AA               | 2AAA | 55         | 5555 | 80         | 5555 | AA              | 2AAA | 55         | 5555 | 40         |
| Product ID<br>Entry                  | 3      | 5555      | AA               | 2AAA | 55         | 5555 | 90         |      |                 |      |            |      |            |
| Product ID<br>Exit <sup>(2)</sup>    | 3      | 5555      | AA               | 2AAA | 55         | 5555 | F0         |      |                 |      |            |      |            |
| Product ID<br>Exit <sup>(2)</sup>    | 1      | XXXX      | F0               |      |            |      |            |      |                 |      |            |      |            |

Notes: 1. The 8K byte boot sector has the address range 0000H to 1FFFH.

2. Either one of the Product ID exit commands can be used.

### **Absolute Maximum Ratings\***

| Temperature Under Bias55°C to +125  | 5°C |
|---|-----|
| Storage Temperature65°C to +150   | )°C |
| All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.2 | 25V |
| All Output Voltages with Respect to Ground0.6V to V <sub>CC</sub> + 0.    | .6V |
| Voltage on $\overline{\text{OE}}$ with Respect to Ground0.6V to +13.      | .5V |

\*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





### **DC and AC Operating Range**

|                                 |      | AT49BV512-12 | AT49BV512-15 |
|---------------------------------|------|--------------|--------------|
| On anotice Towns and the (Occa) | Com. | 0°C - 70°C   | 0°C - 70°C   |
| Operating Temperature (Case)    | Ind. | -40°C - 85°C | -40°C - 85°C |
| V <sub>CC</sub> Power Supply    |      | 2.7V to 3.6V | 2.7V to 3.6V |

### **Operating Modes**

| Mode                    | CE              | ŌĒ               | WE              | Ai  | I/O                              |
|-------------------------|-----------------|------------------|-----------------|---|----------------------------------|
| Read                    | $V_{IL}$        | $V_{IL}$         | $V_{IH}$        | Ai  | D <sub>OUT</sub>                 |
| Program <sup>(2)</sup>  | V <sub>IL</sub> | V <sub>IH</sub>  | V <sub>IL</sub> | Ai  | D <sub>IN</sub>                  |
| Standby/Write Inhibit   | V <sub>IH</sub> | X <sup>(1)</sup> | Х               | Χ   | High Z                           |
| Program Inhibit         | Х               | Χ                | V <sub>IH</sub> |   |                                  |
| Program Inhibit         | Х               | V <sub>IL</sub>  | Х               |   |                                  |
| Output Disable          | Х               | V <sub>IH</sub>  | Х               |   | High Z                           |
| Product Identification  |                 |                  |                 |   |                                  |
| Hardware                | V <sub>IL</sub> | V <sub>IL</sub>  | V <sub>IH</sub> | A1 - A15 = $V_{IL}$ , A9 = $V_{H}$ , (3)<br>A0 = $V_{IL}$ | Manufacturer Code <sup>(4)</sup> |
|                         |                 |                  |                 | A1 - A15 = $V_{IL}$ , A9 = $V_{H}$ , (3)<br>A0 = $V_{IH}$ | Device Code <sup>(4)</sup>       |
| Software <sup>(5)</sup> |                 |                  |                 | A0 = V <sub>IL</sub> , A1 - A15 = V <sub>IL</sub>         | Manufacturer Code <sup>(4)</sup> |
|                         |                 |                  |                 | A0 = V <sub>IH</sub> , A1 - A15 = V <sub>IL</sub>         | Device Code <sup>(4)</sup>       |

Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.

2. Refer to AC Programming Waveforms.

3.  $V_H = 12.0V \pm 0.5V$ .

4. Manufacturer Code: 1FH, Device Code: 03H.

5. See details under Software Product Identification Entry/Exit.

### **DC Characteristics**


| Symbol                         | Parameter                            | Condition   | Min | Max  | Units |
|--------------------------------|--------------------------------------|---|-----|------|-------|
| I <sub>LI</sub>                | Input Load Current                   | V <sub>IN</sub> = 0V to V <sub>CC</sub>                                       |     | 10   | μΑ    |
| I <sub>LO</sub>                | Output Leakage Current               | $V_{I/O} = 0V$ to $V_{CC}$  |     | 10   | μΑ    |
| I <sub>SB1</sub>               | V <sub>CC</sub> Standby Current CMOS | $\overline{\text{CE}} = \text{V}_{\text{CC}} - 0.3 \text{V to V}_{\text{CC}}$ |     | 50   | μΑ    |
| I <sub>SB2</sub>               | V <sub>CC</sub> Standby Current TTL  | $\overline{\text{CE}}$ = 2.0V to V <sub>CC</sub>                              |     | 1    | mA    |
| I <sub>CC</sub> <sup>(1)</sup> | V <sub>CC</sub> Active Current       | f = 5 MHz; I <sub>OUT</sub> = 0 mA  |     | 25   | mA    |
| V <sub>IL</sub>                | Input Low Voltage                    |   |     | 0.6  | V     |
| V <sub>IH</sub>                | Input High Voltage                   |   | 2.0 |      | V     |
| V <sub>OL</sub>                | Output Low Voltage                   | I <sub>OL</sub> = 2.1 mA  |     | 0.45 | V     |
| V <sub>OH</sub>                | Output High Voltage                  | $I_{OH} = -100 \mu\text{A};  V_{CC} = 3.0 \text{V}$                           | 2.4 |      | V     |

Note: 1. In the erase mode,  $I_{CC}$  is 50 mA.

#### **AC Read Characteristics**


|                                |  | AT49B | AT49BV512-12 |     | AT49BV512-15 |       |  |
|--------------------------------|--|-------|--------------|-----|--------------|-------|--|
| Symbol                         | Parameter  | Min   | Max          | Min | Max          | Units |  |
| t <sub>ACC</sub>               | Address to Output Delay                                      |       | 120          |     | 150          | ns    |  |
| t <sub>CE</sub> <sup>(1)</sup> | CE to Output Delay   |       | 120          |     | 150          | ns    |  |
| t <sub>OE</sub> (2)            | OE to Output Delay   |       | 50           | 0   | 70           | ns    |  |
| t <sub>DF</sub> (3, 4)         | CE or OE to Output Float                                     | 0     | 30           | 0   | 40           | ns    |  |
| t <sub>OH</sub>                | Output Hold from OE, CE or Address, whichever occurred first | 0     |              | 0   |              | ns    |  |

#### AC Read Waveforms<sup>(1)(2)(3)(4)</sup>




- Notes: 1.  $\overline{CE}$  may be delayed up to  $t_{ACC}$   $t_{CE}$  after the address transition without impact on  $t_{ACC}$ .
  - 2.  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{CE}}$   $t_{\text{OE}}$  after the falling edge of  $\overline{\text{CE}}$  without impact on  $t_{\text{CE}}$  or by  $t_{\text{ACC}}$   $t_{\text{OE}}$  after an address change without impact on t<sub>ACC</sub>.
  - 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs frist (CL 5 pF).
  - 4. This parameter is characterized and is not 100% tested.

#### **Input Test Waveforms and** Measurement Level



### **Output Test Load**



### **Pin Capacitance**

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$ 

|                  | Тур | Max | Units | Conditions            |
|------------------|-----|-----|-------|-----------------------|
| C <sub>IN</sub>  | 4   | 6   | pF    | $V_{IN} = 0V$         |
| C <sub>OUT</sub> | 8   | 12  | pF    | V <sub>OUT</sub> = 0V |

Note: 1. This parameter is characterized and is not 100% tested.






## **AC Byte Load Characteristics**


| Symbol                             | Parameter                     | Min | Max | Units |
|------------------------------------|-------------------------------|-----|-----|-------|
| t <sub>AS</sub> , t <sub>OES</sub> | Address, OE Set-up Time       | 0   |     | ns    |
| t <sub>AH</sub>                    | Address Hold Time             | 100 |     | ns    |
| t <sub>CS</sub>                    | Chip Select Set-up Time       | 0   |     | ns    |
| t <sub>CH</sub>                    | Chip Select Hold Time         | 0   |     | ns    |
| $t_{WP}$                           | Write Pulse Width (WE or CE)  | 200 |     | ns    |
| t <sub>DS</sub>                    | Data Set-up Time              | 100 |     | ns    |
| t <sub>DH</sub> , t <sub>OEH</sub> | Data, <del>OE</del> Hold Time | 0   |     | ns    |
| t <sub>WPH</sub>                   | Write Pulse Width High        | 200 |     | ns    |

# **AC Byte Load Waveforms**

#### **WE** Controlled




#### **CE** Controlled




# **Program Cycle Characteristics**

| Symbol           | Parameter              | Min | Тур | Max | Units   |
|------------------|------------------------|-----|-----|-----|---------|
| t <sub>BP</sub>  | Byte Programming Time  |     | 30  |     | μs      |
| t <sub>AS</sub>  | Address Set-up Time    | 0   |     |     | ns      |
| t <sub>AH</sub>  | Address Hold Time      | 100 |     |     | ns      |
| t <sub>DS</sub>  | Data Set-up Time       | 100 |     |     | ns      |
| t <sub>DH</sub>  | Data Hold Time         | 0   |     |     | ns      |
| t <sub>WP</sub>  | Write Pulse Width      | 200 |     |     | ns      |
| t <sub>WPH</sub> | Write Pulse Width High | 200 |     |     | ns      |
| t <sub>EC</sub>  | Erase Cycle Time       |     |     | 10  | seconds |

# **Program Cycle Waveforms**



### **Chip Erase Cycle Waveforms**



Note:  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.






### **Data Polling Characteristics**(1)

| Symbol           | Parameter                         | Min | Тур | Max | Units |
|------------------|-----------------------------------|-----|-----|-----|-------|
| t <sub>DH</sub>  | Data Hold Time                    | 0   |     |     | ns    |
| t <sub>OEH</sub> | OE Hold Time                      | 10  |     |     | ns    |
| t <sub>OE</sub>  | OE to Output Delay <sup>(2)</sup> |     |     |     | ns    |
| t <sub>WR</sub>  | Write Recovery Time               | 0   |     |     | ns    |

Notes: 1. These parameters are characterized and not 100% tested.

2. See t<sub>OE</sub> spec in AC Read Characteristics.

### **Data** Polling Waveforms




## Toggle Bit Characteristics<sup>(1)</sup>

| 0                 | Danier de la constante de la c | B.42 | T   | M   | I I a lita |
|-------------------|--|------|-----|-----|------------|
| Symbol            | Parameter  | Min  | Тур | Max | Units      |
| $t_{DH}$          | Data Hold Time   | 0    |     |     | ns         |
| $t_{OEH}$         | OE Hold Time   | 10   |     |     | ns         |
| $t_{OE}$          | OE to Output Delay <sup>(2)</sup>  |      |     |     | ns         |
| t <sub>OEHP</sub> | OE High Pulse  | 150  |     |     | ns         |
| t <sub>WR</sub>   | Write Recovery Time  | 0    |     |     | ns         |

Notes: 1. These parameters are characterized and not 100% tested.

2. See  $t_{OE}$  spec in AC Read Characteristics.


## Toggle Bit Waveforms<sup>(1)(2)(3)</sup>




Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit. The t<sub>OEHP</sub> specification must be met by the toggling input(s).

- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.

### **Software Product** Identification Entry(1)




#### **Software Product** Identification Exit<sup>(1)</sup>



- Notes: 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
  - 2. A1 A15 =  $V_{IL}$ . Manufacture Code is read for  $A0 = V_{IL}$ ; Device Code is read for  $A0 = V_{IH}$ .
  - 3. The device does note remain in identification mode if powered down.
  - 4. The device returns to standard operation mode.
  - 5. Manufacturers Code: 1FH Device Code: 03H.

#### **Boot Block Lockout Feature Enable Algorithm**<sup>(1)</sup>



Data Format: I/O7 - I/O0 (Hex); Notes: 1. Address Format: A14 - A0 (Hex).

2. Boot block lockout feature enabled.



# **Ordering Information**<sup>(1)</sup>


| t <sub>ACC</sub> | I <sub>CC</sub> (mA) |         |                |         |                 |
|------------------|----------------------|---------|----------------|---------|-----------------|
| (ns)             | Active               | Standby | Ordering Code  | Package | Operation Range |
| 120              | 25                   | 0.05    | AT49BV512-12JC | 32J     | Commercial      |
|                  |                      |         | AT49BV512-12PC | 32P6    | (0°C - 70°C)    |
|                  |                      |         | AT49BV512-12TC | 32T     |                 |
|                  |                      |         | AT49BV512-12VC | 32V     |                 |
|                  | 25                   | 0.05    | AT49BV512-12JI | 32J     | Industrial      |
|                  |                      |         | AT49BV512-12PI | 32P6    | (-40°C - 85°C)  |
|                  |                      |         | AT49BV512-12TI | 32T     |                 |
|                  |                      |         | AT49BV512-12VI | 32V     |                 |
| 150              | 25                   | 0.05    | AT49BV512-15JC | 32J     | Commercial      |
|                  |                      |         | AT49BV512-15PC | 32P6    | (0°C - 70°C)    |
|                  |                      |         | AT49BV512-15TC | 32T     |                 |
|                  |                      |         | AT49BV512-15VC | 32V     |                 |
|                  | 25                   | 0.05    | AT49BV512-15JI | 32J     | Industrial      |
|                  |                      |         | AT49BV512-15PI | 32P6    | (-40°C - 85°C)  |
|                  |                      |         | AT49BV512-15TI | 32T     |                 |
|                  |                      |         | AT49BV512-15VI | 32V     |                 |

Note: 1. The AT49BV512 has as optional boot block feature. The part number shown in the Ordering Information table is for devices with the boot block in the lower address range (i.e., 0000H to 1FFFH). Users requiring boot block protection to be in the higher address range should contact Atmel.

| Package Type |  |
|--------------|--|
| 32J          | 32-Lead, Plastic J-Leaded Chip Carrier Package (PLCC)    |
| 32P6         | 32-Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP) |
| 32T          | 32-Lead, Thin Small Outline Package (TSOP) (8 x 20 mm)   |
| 32V          | 32-Lead, Thin Small Outline Package (VSOP) (8 x 14 mm)   |


#### **Packaging Information**

**32J**, 32-Lead, Plastic J-Leaded Chip Carrier (PLCC) Dimensions in Inches and (Millimeters)




**32P6**, 32-Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)

Dimensions in Inches and (Millimeters)




**32T**, 32-Lead, Plastic Thin Small Outline Package (TSOP) Dimensions in Millimeters and (Inches)\* JEDEC OUTLINE MO-142 BD



**32V**, 32-Lead, Plastic Thin Small Outline Package (VSOP)

Dimensions in Millimeters (Inches)





# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

### Microchip:

AT49BV512-12TC AT49BV512-12JC AT49BV512-15JC AT49BV512-90JI AT49BV512-15TC