#### **ABSOLUTE MAXIMUM RATINGS**

(All voltages with respect to GND.)		Continuous Power Dissipation (T <sub>A</sub> = +70°C)	
V <sub>CC</sub>	0.3V to +4V	$\mu$ MAX (derate 5.6mW/°C over T <sub>A</sub> = +70°C)	444mW
AD0, AD1, AD2,	0.3V to (V <sub>CC</sub> + 0.3V)	Operating Temperature Range2	20°C to +120°C
SCL, SDA	0.3V to +6V	Junction Temperature	+150°C
V <sub>REF</sub>	0.3V to +4V	Storage Temperature Range6	
PECI	0.3V to (V <sub>REF</sub> + 0.3V)	Lead Temperature (soldering, 10s)	+300°C
DC Current through SDA	10mA	Soldering Temperature (reflow)	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

(Typical Application Circuit,  $V_{CC} = +3V$  to +3.6V,  $V_{REF} = +0.95V$  to +1.26V,  $T_A = -20^{\circ}C$  to  $+120^{\circ}C$ , unless otherwise noted. Typical values are at  $V_{CC} = +3.3V$ ,  $V_{REF} = +1.0V$ ,  $T_A = +25^{\circ}C$ .) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SUPPLY		,	•			
Operating Supply Voltage	V <sub>CC</sub>		3.0		3.6	V
Operating Supply Current	Icc	SCL = 400kHz		4	7	mA
Power-On-Reset Voltage	VPOR		2.60		2.95	V
INPUT SCL, INPUT/OUTPUT	SDA					
Low-Level Input Voltage	VIL				0.3 x V <sub>CC</sub>	V
High-Level Input Voltage	VIH		0.7 x V <sub>CC</sub>		5.5	V
Low-Level Output Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 6mA			0.4	V
Leakage Current	ΙL		-1		+1	μΑ
Input Capacitance	Cı			10		рF
ADDRESS INPUT AD0						
Low-Level Input Voltage	VIL				0.3 x V <sub>CC</sub>	V
High-Level Input Voltage	VIH		0.7 × V <sub>C</sub> C		V <sub>CC</sub> + 0.3	V
Leakage Current	ΙL		-2		+2	μA
Input Capacitance	Cı			10		рF
PECI						
Supply Voltage to PECI Cell	V <sub>REF</sub>		0.95		1.26	V
Input Voltage Range	VIN		-0.3		V <sub>REF</sub> + 0.3	V
Low-Level Input Voltage Threshold	VIL		0.275 x V <sub>REF</sub>		0.500 x V <sub>REF</sub>	V
High-Level Input Voltage Threshold	VIH		0.550 x V <sub>REF</sub>		0.725 x V <sub>REF</sub>	V

#### **ELECTRICAL CHARACTERISTICS (continued)**

(Typical Application Circuit,  $V_{CC}$  = +3V to +3.6V,  $V_{REF}$  = +0.95V to +1.26V,  $T_A$  = -20°C to +120°C, unless otherwise noted. Typical values are at  $V_{CC}$  = +3.3V,  $V_{REF}$  = +1.0V,  $T_A$  = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Hysteresis	VH		0.1 x V <sub>REF</sub>			V
Low-Level Sinking Current	IIL		0.5		1.0	mA
High-Level Sourcing Current	Iн		-6			mA
Input Capacitance	Cı	(Note 2)			10	pF
Signal-Noise Immunity Above 300MHz	V <sub>N</sub>	(Note 2)	0.1 x V <sub>REF</sub>			V <sub>P-P</sub>

#### **TIMING CHARACTERISTICS**

(Typical Application Circuit,  $V_{CC} = +3V$  to +3.6V,  $V_{REF} = +0.95V$  to +1.26V,  $T_A = -20^{\circ}C$  to  $+120^{\circ}C$ , unless otherwise noted. Typical values are at  $V_{CC} = +3.3V$ ,  $V_{REF} = +1.0V$ ,  $T_A = +25^{\circ}C$ .) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
I <sup>2</sup> C INTERFACE						
Serial-Clock Frequency	fscl				400	kHz
Bus Free Time Between a STOP and a START Condition	tBUF		1.3			μs
Hold Time, (Repeated) START Condition	tHD, STA		0.6			μs
Repeated START Condition Setup Time	tsu, sta		0.6			μs
STOP Condition Setup Time	tsu, sto		0.6			μs
Data Hold Time	thd, dat	(Note 3)			0.9	μs
Data Setup Time	tsu, dat		120			ns
SCL Clock-Low Period	tLOW		1.3			μs
SCL Clock-High Period	tHIGH		0.6			μs
Rise Time of Both SDA and SCL Signals, Receiving	t <sub>R</sub>	(Notes 4, 5)		20 + 0.1C <sub>b</sub>	300	ns
Fall Time of Both SDA and SCL Signals, Receiving	tF	(Notes 4, 5)		20 + 0.1C <sub>b</sub>	300	ns
Fall Time of SDA Transmitting	t <sub>F.TX</sub>	(Notes 4, 5)		20 + 0.1C <sub>b</sub>	250	ns
Pulse Width of Spike Suppressed	tsp	(Notes 2, 6)	50	160		ns
Capacitive Load for Each Bus Line	Cb	(Notes 2, 4)			400	pF
PECI INTERFACE						
Dit Time (Note 7)	tour	Overall time evident on PECI	0.495		500	
Bit Time (Note 7)	t <sub>BIT</sub>	Driven by MAX6618	0.495		250	μs

## PECI-to-I<sup>2</sup>C Translator

#### **TIMING CHARACTERISTICS (continued)**

(Typical Application Circuit,  $V_{CC} = +3V$  to +3.6V,  $V_{REF} = +0.95V$  to +1.26V,  $T_A = -20^{\circ}C$  to  $+120^{\circ}C$ , unless otherwise noted. Typical values are at  $V_{CC} = +3.3V$ ,  $V_{REF} = +1.0V$ ,  $T_A = +25^{\circ}C$ .) (Note 2)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Bit Time Jitter	t <sub>BIT, jitter</sub>	Between adjacent bits in an PECI message header or data bytes after timing has been negotiated		1		%
Change in Bit Time	tBIT, drift	Across a PECI address or PECI message bits as driven by MAX6618		2		%
High-Level Time for Logic-High	t <sub>H1</sub>	(Note 8)	0.6	0.75	0.8	x t <sub>BIT</sub>
High-Level Time for Logic-Low	t <sub>H0</sub>		0.2	0.3	0.4	x t <sub>BIT</sub>
Client Asserts PECI High During Logic-High	t <sub>SU</sub>		0		0.2	x t <sub>BIT-M</sub>
Rise Time	t <sub>R</sub>	Measured from V <sub>OL</sub> to V <sub>P</sub> MAX, V <sub>REF(nom)</sub> -5% (Note 9)			30 + 5/Node	ns
Fall Time	tF	Measured from V <sub>OH</sub> to V <sub>N</sub> MAX, V <sub>REF(nom)</sub> +5% (Note 9)			30/Node	ns
Hold Time	tHOLD	Time for client to maintain a low idle drive after MAX6618 begins a message (Note 10)			0.5	x t <sub>BIT-1</sub>
Stop Time	tstop	A constant low level driven by MAX6618 (Notes 8, 11)		2		x t <sub>BIT-M</sub>
Maximum Dwell Time of the PECI Client	<sup>t</sup> RESET	From the end of a ResetDevice command to the next message to which the reset client must be able to respond			0.4	ms
Minimum PECI Low Time Preceding a Message	tsetup	If the prior $t_{BIT}$ is not known by MAX6618, the maximum $t_{BIT}$ must be assumed and $t_{SETUP} = 1$ ms in this case (Note 12)	2			x t <sub>BIT-X</sub>

- **Note 1:** All parameters are tested at  $T_A = +25$ °C. Specifications over temperature are guaranteed by design.
- Note 2: Guaranteed by design; not production tested.
- **Note 3:** A master device must provide a hold time of at least 300ns for the SDA signal (referred to V<sub>IL</sub> of the SCL signal) to bridge the undefined region of SCL's falling edge.
- Note 4: C<sub>b</sub> = total capacitance of one bus line in pF. t<sub>R</sub> and t<sub>F</sub> measured between 0.3 x V<sub>CC</sub> and 0.7 x V<sub>CC</sub>.
- Note 5: I<sub>SINK</sub> ≤ 6mA. C<sub>b</sub> = total capacitance of one bus line in pF. t<sub>R</sub> and t<sub>F</sub> measured between 0.3 x V<sub>CC</sub> and 0.7 x V<sub>CC</sub>.
- Note 6: Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns.
- Note 7: The MAX6618 must drive a more restrictive time to allow for quantized sampling errors by a client yet still attain the minimum time less than 500µs. t<sub>BIT</sub> limits apply equally to t<sub>BIT-M</sub>.
- Note 8: The minimum and maximum bit times are relative to t<sub>BIT</sub> defined in the timing negotiation pulse.
- Note 9: Extended trace lengths can appear as additional nodes.
- **Note 10:** The client may deassert its low idle drive prior to the falling edge of the first bit of the message by using the rising edge to detect a message start. However, the time delay must be sufficient to qualify the rising edge as a true message rather than a noise spike.
- **Note 11:** The message stop is defined by two consecutive periods when the bus has no rising edge. Tolerance around this time is based on the t<sub>BIT-M</sub> error budget.
- Note 12: tSETUP is not additive with tSTOP. Rather, these times may overlap.

### **Pin Description**

PIN	NAME	FUNCTION
1	PECI	Platform Environment Control Interface (PECI) Serial-Bus Input/Output
2	AGND	Analog Ground
3	AD0	I <sup>2</sup> C Bus Device Address Selection Input A0
4	SDA	I <sup>2</sup> C Bus Data Input/Output
5	SCL	I <sup>2</sup> C Bus Clock Input
6	Vcc	Power Supply. Bypass to GND with a 0.1µF capacitor.
7	GND	Power-Supply Ground
8	AD2	Internally Connected. Not used for I <sup>2</sup> C slave address selection. Must be connected to GND or V <sub>CC</sub> .
9	AD1	Internally Connected. Not used for I <sup>2</sup> C slave address selection. Must be connected to GND or V <sub>CC</sub> .
10	V <sub>REF</sub>	PECI Input Supply Voltage. Bypass V <sub>REF</sub> to AGND with a 0.1µF capacitor.

## Block Diagram



#### Detailed Description

The MAX6618 obtains temperature data from an internal temperature sensor in PECI-compliant hosts. Up to four PECI hosts can be connected to the PECI I/O interface. The MAX6618 handles all the PECI transmissions

and uses a 2-wire, I<sup>2</sup>C-compatible serial interface to communicate with the PECI host.

#### **Registers and Commands**

The following is an overview of the I<sup>2</sup>C/SMBus registers/commands supported by the MAX6618.

ADDRESS	DESCRIPTION	TRANSACTION TYPE
00h	Read socket 0, domain 0 temperature register	ReadWord
01h	Read socket 0, domain 1 temperature register	ReadWord
02h	Read socket 1, domain 0 temperature register	ReadWord
03h	Read socket 1, domain 1 temperature register	ReadWord
04h	Read socket 2, domain 0 temperature register	ReadWord
05h	Read socket 2, domain 1 temperature register	ReadWord
06h	Read socket 3, domain 0 temperature register	ReadWord
07h	Read socket 3, domain 1 temperature register	ReadWord
08h	Read maximum temperature for all enabled sockets/domains register	ReadWord
09h	Read firmware version register	ReadWord
0Ah	Read maximum temperature address	ReadWord
0Bh	Read socket and domain that caused alert	ReadWord
0Ch	Read/write CONFIG0 register	ReadWord/WriteWord
0Dh	Read/write CONFIG1 register	ReadWord/WriteWord
0Eh	Read/write CONFIG2 register	ReadWord/WriteWord
0Fh	Read/write CONFIG3 register	ReadWord/WriteWord
10h	Read/write alert temperature for socket 0	ReadWord/WriteWord
11h	Read/write alert temperature for socket 1	ReadWord/WriteWord
12h	Read/write alert temperature for socket 2	ReadWord/WriteWord
13h	Read/write alert temperature for socket 3	ReadWord/WriteWord
14h	Request polling	SendByte
15h	Clear alert	SendByte

#### Configuration

The MAX6618 has four configuration registers (Table 1). CONFIG0 is the main configuration register that enables the PECI sockets, I<sup>2</sup>C bus timeout, PEC, alert activation, and polling delay. CONFIG1 sets the number of retries,

CONFIG2 sets the temperature offset, and CONFIG3 controls the temperature averaging. You can write to the configuration registers to set the configuration or read from the configuration registers to get the current settings.

**Table 1. Configuration Registers** 

COMMAND BYTE	REGISTER DESCRIPTION	TYPE	RESULT
0Ch	CONFIG0 register	ReadWord/WriteWord	See the CONFIGO section.
0Dh	CONFIG1 register	ReadWord/WriteWord	See the CONFIG1 section.
0Eh	CONFIG2 register	ReadWord/WriteWord	See the CONFIG2 section.
0Fh	CONFIG3 register	ReadWord/WriteWord	See the CONFIG3 section.

# PECI-to-I<sup>2</sup>C Translator

#### **CONFIGO**

The CONFIGO register holds a bit mask for PECI sockets and domains that are enabled for polling as well as a polling delay (minimum delay between sets of polls) and features enable/disable bits. Table 2 shows the various options for CONFIGO.

Table 2. CONFIG0 Register

BIT(S)	DESCRIPTION	DEFAULT
15:8	Polling enable for sockets and domains	00h
15	1 = enable socket 3, domain 1	0
14	1 = enable socket 3, domain 0	0
13	1 = enable socket 2, domain 1	0
12	1 = enable socket 2, domain 0	0
11	1 = enable socket 1, domain 1	0
10	1 = enable socket 1, domain 0	0
9	1 = enable socket 0, domain 1	0
8	1 = enable socket 0, domain 0	0
7	1 = enable I <sup>2</sup> C bus lockup timeout 0 = Disable timeout	1
6	1 = alternate data representation 0 = 16-bit data representation	0
5	1 = enable I <sup>2</sup> C packet error checksum (PEC) on device return data 0 = Disable PEC	1
4	1 = mask temperature alerts 0 = Activate alerts	0
3	Reserved, set to 0	0
2:0	Poll delay, see Table 3	5

The optional polling delay (bits 2:0) inserts after polling the set of all sockets and domains that are enabled in bits 15:8 with a minimal pause of 2.5ms between PECI reads. After polling all enabled sockets and domains, the device pauses PECI communications for the configured time before starting to poll the set of enabled sockets and domains again. Table 3 shows the various polling delay options.

Table 3. Polling Delay

POLL DELAY VALUE	DELAY BETWEEN POLLS (ms)
0	Polling on request only
1	2.5
2	5
3	10
4	50
5	100 (default)
6	500
7	Reserved

#### CONFIG1

The CONFIG1 register configures the maximum number of retries before aborting a PECI temperature read as well as the originated (suggested) PECI bit time. Table 4 shows the various options for CONFIG1. Software must configure this value as the register default may cause improper operation.

**Table 4. CONFIG1 Register** 

BIT(S)	DESCRIPTION	DEFAULT
15:8	Originated PECI bit time (before negotiation) 01h: RESERVED 14h0FFh: CONFIG1[15:8] + 1µs Minimum: 14h (= 21µs / 47.62kHz) Maximum: 0FFh (= 256µs / 3.906kHz)	02h
7:0	Maximum number of retries for PECI transactions	03h

## PECI-to-I<sup>2</sup>C Translator

#### CONFIG2

The CONFIG2 register holds the offset that is added to all temperature return values that are not error codes. The offset is enabled in CONFIG0, bit 6; +95°C is set as 17C0h or 005Fh, depending on the data format. To represent +95°C in 16-bit representation, convert +95°C to binary using two's complement and left-shift six times. The MAX6618 automatically converts the offset value to the equivalent value when the data format is changed. See Table 5 for the default offset and Table 6 for some example values.

#### **Table 5. CONFIG2 Register**

BIT(S)	DESCRIPTION	DEFAULT
15:0	Temperature offset	0000h

# Table 6. Example Offset Values in 16-Bit Temperature Representation

TEMP (°C)	HEX	BIN	ARY
I EIVIP (*C)	HEX	RESHI	RESLO
0	0000h	0000 0000	0000 0000
+25	0640h	0000 0110	0100 0000
+50	0C80h	0000 1100	1000 0000
+75	12C0h	0001 0010	1100 0000
+95	17C0h	0001 0111	1100 0000

When configured in CONFIG2 and the return code is not an error code (see the *Error Codes* section), the device adds the offset value stored in CONFIG2 to the return value. For example, if the CPU's thermal control circuit activation point is at +95°C, CONFIG2 can be set to +95°C (005Fh or 17C0h) and all return values are converted to absolute temperatures. Note that the thermal control circuit activation point is CPU specific. The offset value is represented in the current data format.

#### **CONFIG3**

CONFIG3 register configures the temperature averaging function. See the *Temperature Averaging* section for more information. Table 7 shows the default settings.

### **Table 7. CONFIG3 Register**

BIT(S)	DESCRIPTION	DEFAULT
15:8	Reserved, set to 0	00h
7:0	Averaging shift count, see formula	00h

#### **Temperature Representation**

Temperature data is formatted in 16-bit two's complement representing a range from -512°C to +512°C in steps of 1/64°C (Figure 1). Internally, the device always uses the 16-bit data format. The temperature is given in two's complement and left-shifted so that the +1°C bit is bit 6 (Figure 2). Temperatures can be represented externally in alternate data format if fractional readings are not needed. Table 8 shows some examples.




Figure 1. Temperature Measured in 1/64°C Steps




Figure 2. Conversion of Temperature Done in Two's Complement

# Table 8. Example of 16-Bit Representation with No Offset (Activation Point = +95°C)

TEMP	RELATIVE	HEX	BIN	ARY
(°C)	TEMP (°C)	ПЕХ	RESHI	RESLO
+94	-1	FFC0h	1111 1111	1100 0000
+85	-10	FD80h	1111 1101	1000 0000
+70	-25	FDC0h	1111 1101	1100 0000
+45	-50	F380h	1111 0011	1000 0000
+20	-75	ED30h	1110 1101	0100 0000

# PECI-to-I<sup>2</sup>C Translator

#### Alternate Temperature Value Representation

This optional feature can be enabled using bit 6 of CONFIGO. When the alternate data format is enabled, the temperature value is shifted right as shown in Table 9. The most significant bits are set to all 0s or all 1s depending on the sign bit 15, also shown as S in Figure 3. Table 10 shows some example values. This translation is not performed for error codes (16-bit values from 8000h through 81FFh).

Excluding error codes, the software only has to examine the RESLO data byte, as it represents an integer value in the range from -128°C to +127°C in 1°C steps. The RESHI byte is all 0s or all 1s for valid return codes, and either 80h or 81h for all error codes.

# **Table 9. Alternate Temperature Representation**

DESCRIPTION	RESHI	RESLO
16-bit value	15:14:13:12:11:10:9:8	7:6:5:4:3:2:1:0
Alternate representation	15:15:15:15:15:15:15	15:12:11:10:9:8:7:6

#### Temperature Averaging

The MAX6618 can average several temperature readings and return a value as calculated by:

$$T_{NEW} = \frac{1}{2CONFIG3} \times T_{PECI} + \left(1 - \frac{1}{2CONFIG3}\right) \times T_{OLD}$$

where  $T_{OLD}$  is the previously stored temperature,  $T_{PECI}$  is the new value read from PECI, and  $T_{NEW}$  is the newly stored temperature ready to be returned through  $I^2C$ . This calculation can cause significant bits to be lost.

Enable temperature averaging by writing the desired averaging amount to the CONFIG3 register. Writing 00h to the CONFIG3 register disables temperature averaging.




Figure 3. Alternate Temperature Representation

#### Table 10. Example of Alternate Representation with No Offset (Activation Point = $+95^{\circ}$ C)

TEMP (°C)	RELATIVE TEMP (°C)	HEX	BIN	ARY
TEMP (°C)	RELATIVE TEMP (*C)	ПЕХ	RESHI	RESLO
+94	-1	FFFFh	1111 1111	1111 1111
+85	-10	FFF6h	1111 1111	1111 0110
+70	-25	FFE7h	1111 1111	1110 0111
+45	-50	FFCEh	1111 1111	1100 1110
+20	-75	FFB5h	1111 1111	1011 0101

#### **Temperature Commands**

Table 11 shows the different commands for selecting one of the PECI hosts or getting the maximum temperature. Read commands are initiated by the MAX6618, and the result returned is a 16-bit word with the least significant bit (LSB) clocked in first for the selected PECI host.

The result consists of RESLO for the 8 LSBs and RESHI for the 8 MSBs, resulting in a 16-bit word. The 16-bit

words are temperature values read from the PECI interface. PECI-enabled Intel microprocessors return temperature data in fractions of 1°C below the thermal-control-circuit activation point, resulting in negative return values that do not represent absolute temperatures. Absolute temperatures can be achieved by setting the temperature offset in CONFIG2.

Table 12 shows example return values for an Intel CPU. Note that the MAX6618 does not interpret the return

**Table 11. Read Temperature** 

ADDRESS	REGISTER	TYPE	RESULT
00h	Socket 0, domain 0		
01h	Socket 0, domain 1		
02h	Socket 1, domain 0		
03h	Socket 1, domain 1		
04h	Socket 2, domain 0	ReadWord	16-bit words
05h	Socket 2, domain 1	neadword	16-bit words
06h	Socket 3, domain 0		
07h	Socket 3, domain 1		
08h	Read maximum temperature for all enabled sockets/domains		

**Table 12. Return Temperature Values** 

RELATIVE	CONFI	G2 OFFSET	RESHI:RE	SLO RESULT
TEMPERATURE (°C)	0000         0000           17C0         005F           0000         0000	ALTERNATE	16 BITS	ALTERNATE
-1	0000	0000	FFC0	FFFF
-1	17C0	005F	1780	005E
-36	0000	0000	F700	FFDC
-30	17C0	005F	0ec0	003B
-37	0000	0000	F6C0	FFDB
-37	17C0	005F	0E80	003A
-38	0000	0000	F680	FFDA
-30	17C0	005F	0E40	0039
-39	0000	0000	F640	FFD9
-39	17C0	005F	0E00	0038
-40	0000	0000	F600	FFD8
-40	17C0	005F	0DC0	0037
44	0000	0000	F5C0	FFD7
-41	17C0	005F	0D80	0036
-42	0000	0000	F580	FFD6
-42	17C0	005F	0D40	0035
40	0000	0000	F540	FFD5
-43	17C0	005F	0D00	0034

## PECI-to-I<sup>2</sup>C Translator

data (with the exception of error codes) and the relative temperatures are listed for reference only. Table 12 shows the values with 16-bit and alternate word format.

The read maximum temperature command from Table 11 returns the highest temperature that is not an error code from the enabled PECI sockets and domains. This operation works on signed numbers only and does not give information as to what socket the temperature result comes from. To find the socket and domain, use the read maximum temperature address command as shown in Table 13.

# Table 13. Read Maximum Temperature Address

COMMAND	DESCRIPTION	TYPE	RESULT
0Ah	Read address of socket/domain with the maximum temperature	ReadWord	16-bit

The read maximum temperature address command returns the register that had the highest temperature when read maximum temperature was last called. An error is returned if the read maximum temperature has not been called or when the read maximum temperature itself returns an error.

#### Return Value Flow Chart

Figure 4 shows the operations performed on temperature data read through PECI.




Figure 4. Operational Flowchart

#### **Error Codes**

Error codes are represented as 16-bit words in the range 8000h–81FFh as shown in Table 14.

#### **Table 14. Error Codes**

ERROR CODES	DESCRIPTION
8000h- 80FFh	Refer to Intel PECI specification.
8100h	PECI transaction failed for more than the configured number of consecutive retries.
8101h	Polling disabled for requested socket/domain.
8102h	First poll not yet completed for requested socket/domain (on startup).
8103h	Read maximum temperature requested, but no sockets/domains enabled or all enabled sockets/domains have errors; or read maximum temperature address requested, but read maximum temperature was not called.
8104h	Get alert socket/domain requested, but no alert active.

#### **Version Information Command**

Table 15 shows the command to read the firmware version.

**Table 15. Firmware Command** 

COMMAND	DESCRIPTION	TYPE	RESULT
09h	Get firmware version	ReadWord	16-bit word

The result is a 16-bit word (low byte transmitted first, high byte second), e.g., 0100h for the MAX6618 firmware version 1.0.

#### **Bus Lockout Timeout Reset**

If an I<sup>2</sup>C transaction starts and gets locked up for greater than 20ms, the MAX6618 asserts the internal bus lockup reset that restarts itself in the default startup condition.

#### Serial Interface

The MAX6618 operates as a slave that sends and receives data through an I<sup>2</sup>C-compatible, 2-wire interface. The interface uses a serial-data line (SDA) and a serial-clock line (SCL) to achieve bidirectional communication between master and slave. A master (typically a microcontroller) initiates all data transfers to and from the MAX6618 and generates the SCL clock that synchronizes the data transfer (Figure 5).




Figure 5. 2-Wire Serial-Interface Timing Details

# PECI-to-I<sup>2</sup>C Translator

The MAX6618 SCL and SDA lines operate as both inputs and open-drain outputs. A pullup resistor is required on SCL and SDA.

Each transmission consists of a START condition sent by a master, followed by the MAX6618 7-bit slave address, plus an R/W bit, one or more data bytes, and finally a STOP condition (Figure 6). To write to a MAX6618 register, a write transmission consists of a START condition, followed by the MAX6618 7-bit slave address plus  $R/\overline{W} = 0$ , a register address byte, one data byte, and finally a STOP condition. To read from a MAX6618 register, a combined write and read transmissions are required. The first write transmission consists of a START condition, followed by the MAX6618 7-bit slave address plus  $R/\overline{W} = 0$ , a register address byte, and finally a STOP condition that sets the register to be read. The second read transmission consists of a START condition, followed by the MAX6618 7-bit slave address plus  $R/\overline{W} = 1$ , one or more data bytes, and

finally a STOP condition that reads the data from the specified register. These write and read transmissions must be joined using a repeated START without a STOP after the write transaction, even though the MAX6618 7-bit slave address needs to be present preceding the  $R/\overline{W}$  bits.

#### Start and Stop Conditions

Both SCL and SDA remain high when the interface is not busy. A master signals the beginning of a transmission with a START (S) condition by transitioning SDA from high to low while SCL is high. When the master has finished communicating with the slave, it issues a STOP (P) condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission (Figure 6).




Figure 6. Start and Stop Conditions




Figure 7. Bit Transfer

#### Data Transfer and Acknowledge

One data bit is transferred during each clock pulse. The data on SDA must remain stable while SCL is high (Figure 7).

The acknowledge bit is a clocked 9th bit that the recipient uses to handshake receipt of each byte of data (Figure 8). Thus, each byte transferred effectively requires 9 bits. The master generates the 9th clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse so that the SDA line is stable low during the high period of the clock pulse. When the master is transmitting to the MAX6618, the MAX6618 generates the acknowledge bit because the MAX6618 is the recipient. When the MAX6618 is transmitting to the master, the master generates the acknowledge bit because the master is the recipient.

#### Slave Address

The MAX6618 has a 7-bit long slave address (Figure 9). The 8th bit following the 7-bit slave address is the R/W bit. The R/W bit is low for a write command and high for a read command.




Figure 8. Acknowledge

The first four bits of the MAX6618 slave address (A6:A3) are always 0101. Bits A2:A1 are set during the manufacturing process to 0:1. A0 is selected by the address input AD0. AD0 can be connected to GND or  $V_{\rm CC}$ . The MAX6618 has two possible slave addresses selectable by AD0. Therefore, a maximum of two MAX6618 devices can be controlled independently from the same interface (see the *I*<sup>2</sup>C Address Range section).

#### Message Format for Writing to the MAX6618

A write to the MAX6618 consists of the transmission of the MAX6618's slave address with the  $R/\overline{W}$  bit set to zero, followed by at least 1 byte of information. The first byte of information is the command byte. The command byte determines which register of the MAX6618 is to be written to by the next byte or read from during the next read transmission. If a STOP condition is detected after the command byte is received, then the MAX6618 takes no further action beyond setting the register address.

The bytes received after the command byte are data bytes. The data bytes go into the register of the




Figure 9. Slave Address

MAX6618 specified by the command byte. Only the last data byte or word transmitted before a STOP condition is stored by the device (Figure 10).

#### Message Format for Reading the MAX6618

The MAX6618 is read using the MAX6618's internally stored command byte as an address pointer the same way the stored command byte is used as an address pointer for a write. The pointer autoincrements after each data byte is read. Thus, a read is initiated by first

#### TYPICAL READ WORD COMMAND

PEC (PACKET ERROR CHECKSUM) ENABLED

MASTER	ADDR:7	W	A	CMD:8	Α					
MAX6618	ADDR:7	R	А	RESL0:8	Α	RESHI:8	Α	PEC:8	NA	Р

#### PEC (PACKET ERROR CHECKSUM) DISABLED

MASTER	ADDR:7	W	A	CMD:8	A			
MAX6618	ADDR:7	R	А	RESLO:8	А	RESHI:8	NA	Р

#### TYPICAL WRITE WORD COMMAND

COMMAND WITH PEC (PACKET ERROR CHECKSUM)

MASTER S ADDR:7 W A CMD:8 A INLO:8 A INHI:8 A PEC:8	Α	<u>ا ا</u>	Р	
---	---	------------	---	--

#### COMMAND WITHOUT PEC (PACKET ERROR CHECKSUM)

MASTE	R S		ADDR:7	W	Α	CMD:8	Α	INLO:8	Α	INHI:8	A	Р
-------	-----	--	--------	---	---	-------	---	--------	---	--------	---	---

THE RESULT CONSISTS OF RESLO FOR THE 8 LEAST SIGNIFICANT BITS (LSBS) AND RESHI FOR THE 8 MOST SIGNIFICANT BITS (MSBS), RESULTING IN A 16-BIT WORD. TEMPERATURE DATA AND ERROR CODES ARE GIVEN AS 16-BIT WORDS.

ADDR:7: 7-BIT ADDRESS FOLLOWED BY A READ (R = 1) OR WRITE (W = 0) BIT TO FORM THE 8-BIT ADDRESS USED IN THE I<sup>2</sup>C/SMBUS PROTOCOL.

P: I2C STOP CONDITION. SEE FIGURE 6.

S: I2C START CONDITION. SEE FIGURE 6.

A: ACK. THE PULSE ON THE 9th CLOCK CYCLE TO INDICATE ACKNOWLEDGE TRANSFER. SLAVE PULLS LOW TO GND AND MASTER PULLS TO SLAVE'S VOI.

NA: NOT ACKNOWLEDGE

CMD: COMMAND BYTE

RESLO: LEAST SIGNIFICANT 8-BIT RESULT
RESHI: MOST SIGNIFICANT 8-BIT RESULT

Figure 10. Typical Read/Write Word Command

configuring the MAX6618's command byte by performing a write. The master can now read N consecutive bytes from the MAX6618 with the first data byte being read from the register addressed by the initialized command byte (Figure 10).

#### Packet Error Checksum (PEC)

All MAX6618 I $^2$ C packets have an optional packet error checksum (PEC). The PEC is implemented in accordance with the SMBus specification, versions 1.1 and 2. The MAX6618 accepts commands with or without PEC. The PEC for device responses is optional and can be disabled in the CONFIG0 register.

#### **Applications Information**

#### **Operation with Multiple Masters**

If the MAX6618 is operated on a 2-wire interface with multiple masters, a master reading the MAX6618 should use a repeated START between the write that sets the MAX6618's address pointer, and the read(s) that takes the data from the location(s) (Table 16). This is because it is possible for master 2 to take over the bus after master 1 has set up the MAX6618's address pointer, but before master 1 has read the data. If master 2 subsequently changes the MAX6618's address pointer, master 1's delayed read can be from an unexpected location. The use of multiple masters is not recommended.

#### I<sup>2</sup>C Address Range

In addition to the four MSBs (0101), the I<sup>2</sup>C slave address includes bit A0 (set by the address input AD0) and bits A2:A1 (set to 01). See Table 16.


#### **Choosing Pullup Resistors**

I<sup>2</sup>C requires pullup resistors to provide a logic-high level to data and clock lines. There are tradeoffs between power dissipation and speed, and a compromise must be made in choosing pullup resistor values. Every device connected to the bus introduces some capacitance even when the device is not in operation. I<sup>2</sup>C specifies a minimum 300ns rise time to go from low to high (30% to 70%) for fast mode, which is defined for a date rate of 400kbps (refer to the I<sup>2</sup>C specifications for details). To meet the rise time requirement, choose pullup resistors so that the rise time t<sub>R</sub> = 0.85Rpullup x CBus < 300ns. For typical

Table 16. MAX6618 Slave Addresses

A6:A1 (FIXED)	A0 (SET BY AD0 PIN)	I <sup>2</sup> C ADDRESS BYTE INCLUDING R/W BIT		
010101	0	54h, 55h		
010101	1	56h, 57h		

#### **Pin Configuration**



#### **Chip Information**

PROCESS: CMOS

#### **Package Information**

For the latest package outline information and land patterns (foot-prints), go to <a href="www.maximintegrated.com/package">www.maximintegrated.com/package</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
10 μMAX	U10+2	21-0061	

### Revision History

REVISION NUMBER	REVISION DESCRIPTION		PAGES CHANGED
0	1/07	Initial release	_
1	8/07	Updated the <i>Slave Address</i> section and Figure 9; replaced Table 16; updated the <i>I</i> <sup>2</sup> <i>C Address Range</i> section	14, 16
2 2/11		Removed arrowhead in the SCL line of the Typical Application Circuit; added the soldering temperature to the <i>Absolute Maximum Ratings</i> section; updated the <i>Slave Address</i> section and Figure 9; updated Table 16; updated the <i>I<sup>2</sup>C Address Range</i> section; added the <i>Package Information</i> table	1, 2, 14, 16
3	12/11	Clarified CONFIG1 information in Table 4 and repeated START condition	7, 13
4	5/13	Clarified that the device only supports PECI 1.0 (General Description, Features, and CONFIG1 sections)	1, 7



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

### Maxim Integrated:

MAX6618AUB+ MAX6618AUB+T MAX6618AUB+TG11 MAX6618AUB+G126 MAX6618AUB+TG126