ABSOLUTE MAXIMUM RATINGS

AV _{DD} to AGND	0.3V to +6V
DV _{DD} to DGND	-0.3V to +6V
DGND to AGND	-0.3V to +0.3V
AIN_, REF, REFCAP to AGND	-0.3V to (AV _{DD} + 0.3V)
SCLK, CS, DSEL, DSPR, DIN to DGND	
DOUT, DSPX, EOC to DGND	-0.3V to (DV _{DD} + 0.3V)
Maximum Current into Any Pin	50mA

Continuous Power Dissipation ($T_A = +70^{\circ}$ C) 16-Pin QSOP (derate 8.3mW/°C above +70°C)667mW 24-Pin QSOP (derate 9.5mW/°C above +70°C)
Operating Temperature Ranges
MAX106CE0°C to +70°C
MAX106EE40°C to +85°C
Maximum Junction Temperature+150°C
Storage Temperature Range65°C to +150°C
Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(AV_{DD} = DV_{DD} = +4.75V$ to +5.25V, f_{SCLK} = 4.8MHz external clock (50% duty cycle), 24 clocks/conversion (200ksps), external V_{REF} = +4.096V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.)

PARAMETER	SYMBOL	CON	MIN	ТҮР	MAX	UNITS		
DC ACCURACY (Note 1)		•						
Resolution				14			Bits	
		MAX106_A			±0.5	±1		
Relative Accuracy (Note 2)	INL	MAX106_B			±1.0	±2	LSB	
		MAX106_C			±1.5	±3		
			MAX106_A			±1		
Differential Nonlinearity	DNL	No missing codes over temperature	MAX106_B			+1.5 -1.0	LSB	
		over temperature	MAX106_C			+1.5 -1.0		
Turnetting Nation		DMO and an	External reference		0.33			
Transition Noise		RMS noise	Internal reference		0.35		LSBRMS	
Offset Error					±0.1	±10	mV	
Gain Error		(Note 3)			±0.01	±0.2	%FSR	
Offset Drift					1		ppm/°C	
Gain Drift		(Note 3)			±1.2		ppm/°C	
DYNAMIC SPECIFICATIONS (1k	Hz sine wave	, 4.096V _{P-P}) (Note 1)						
Signal-to-Noise Plus Distortion	SINAD			81	84		dB	
Signal-to-Noise Ratio	SNR			82	84		dB	
Total Harmonic Distortion	THD				-98	-86	dB	
Spurious-Free Dynamic Range	SFDR			86	99		dB	
Full-Power Bandwidth		-3dB point			4		MHz	
Full-Linear Bandwidth		SINAD > 81dB			10		kHz	
Channel-to-Channel Isolation		(Note 4)			85		dB	
CONVERSION RATE								
Conversion Time	tCONV	Internal clock, no data transfer, single conversion (Note 5)			5.52	7.07	μs	
		External clock			3.75			

ELECTRICAL CHARACTERISTICS (continued)

 $(AV_{DD} = DV_{DD} = +4.75V$ to +5.25V, f_{SCLK} = 4.8MHz external clock (50% duty cycle), 24 clocks/conversion (200ksps), external V_{REF} = +4.096V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Acquisition Time	tacq	(Note 6)	729			ns	
	ſ	External clock, data transfer and conversion	0.1		4.8	N 41 1-	
Serial Clock Frequency	f SCLK	External clock, data transfer only			9	MHz	
Internal Clock Frequency	fINTCLK	Internal clock	3.2	4.0		MHz	
Aperture Delay	t _{AD}			15		ns	
Aperture Jitter	t _{AJ}			<50		ps	
		8-bit-wide data-transfer mode	4.17		200.00		
		16-bit-wide data-transfer mode	3.125		150.000		
		Internal clock, single conversion, 8-bit-wide data-transfer mode		89			
Sample Rate (Note 7)	fs	Internal clock, single conversion, 16-bit- wide data-transfer mode	68			ksps	
		Internal clock, scan mode, 8-bit-wide data- transfer mode (four conversions)	103				
		External clock, scan mode, 16-bit-wide data-transfer mode (four conversions)					
Duty Cycle			45		55	%	
ANALOG INPUT (AIN_)	•	•					
Input Range	V _{AIN} _		0		VREF	V	
Input Capacitance	C _{AIN} _			45		рF	
EXTERNAL REFERENCE							
Input Voltage Range	VREF	(Note 8)	3.8	A	V _{DD} – 0.2	V	
		$V_{AIN} = 0$		34		1	
Input Current	IREF	SCLK idle		0.1		μA	
		$\overline{CS} = DV_{DD}$, SCLK idle		0.1			
INTERNAL REFERENCE							
Reference Voltage	V _{REFIN}		4.042	4.096	4.136	V	
Reference Short-Circuit Current	IREFSC			13		mA	
Reference Temperature Coefficient				±25		ppm/°C	
Reference Wake-Up Time	t RWAKE	$V_{\text{REF}} = 0$		5		ms	

ELECTRICAL CHARACTERIS	STICS (continued)
-------------------------------	-------------------

 $(AV_{DD} = DV_{DD} = +4.75V \text{ to } +5.25V, f_{SCLK} = 4.8MHz \text{ external clock (50% duty cycle), 24 clocks/conversion (200ksps), external V_{REF} = +4.096V, T_A = T_{MIN} \text{ to } T_{MAX}$, unless otherwise noted. Typical values are at T_A = +25°C.)

PARAMETER	SYMBOL	(MIN	ТҮР	MAX	UNITS	
DIGITAL INPUTS (SCLK, CS, DS	EL, DSPR, DI	N) (DV _{DD} = +2.7)	/ to +5.25V)				•
Input High Voltage	V _{IH}			0.7 × DV _{DD}			V
Input Low Voltage	VIL					0.3 × DV _{DD}	V
Input Leakage Current	l _{IN}	Digital inputs =	D to DV _{DD}		±0.1	±1	μΑ
Input Hysteresis	VHYST				0.2		V
Input Capacitance	CIN				15		pF
DIGITAL OUTPUT (DOUT, DSPX,	EOC) (DV _{DC}) = +2.7V to +5.25	iV)				
Output High Voltage	V _{OH}	ISOURCE = 0.5m	A	DV _{DD} - 0.4			V
		ISINK = 10mA, D	V _{DD} = +4.75V to +5.25V			0.8	v
Output Low Voltage	VOL	ISINK = 1.6mA, [DV _{DD} = +2.7V to +5.25V			0.4	V
Tri-State Output Leakage Current	١L	$\overline{\text{CS}} = \text{DV}_{\text{DD}}$			±0.1	±10	μA
Tri-State Output Capacitance	Cout	$\overline{\text{CS}} = \text{DV}_{\text{DD}}$		15		pF	
POWER SUPPLIES							
Analog Supply	AV _{DD}			4.75		5.25	V
Digital Supply	DV _{DD}			2.70		5.25	V
		200ksps	External reference		2.7	3.3	
		2006505	Internal reference		3.6	4.2	
		100ksps	External reference		1.4		
Apples Supply Current (Note 0)	Lu an	TOOKSPS	Internal reference		2.7		~^^
Analog Supply Current (Note 9)	IAVDD	10ksps	External reference		0.14		mA
		TUKSPS	Internal reference		1.8		
		14000	External reference	0.014]
		1ksps	Internal reference		1.7		
			200ksps		0.87	1.3	
Digital Supply Current		DOUT =	100ksps		0.45		~^^
Digital Supply Current	IDVDD	all zeros	10ksps		0.045		mA
			1ksps		0.005		
Power-Down Supply Current	I _{AVDD} +	$\overline{\text{CS}} = \text{DV}_{\text{DD}},$ SCLK = 0,	Internal reference and reference buffer on between conversions		0.66		
	IDVDD	DIN = 0, DSPR = DV _{DD}	Internal reference on, reference buffer off between conversions		0.20		mA

ELECTRICAL CHARACTERISTICS (continued)

 $(AV_{DD} = DV_{DD} = +4.75V$ to +5.25V, f_{SCLK} = 4.8MHz external clock (50% duty cycle), 24 clocks/conversion (200ksps), external V_{REF} = +4.096V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.)

PARAMETER	SYMBOL	CONDITIONS		ТҮР	МАХ	UNITS
Shutdown Supply Current	I _{AVDD} + I _{DVDD}	$\overline{\text{CS}}$ = DV _{DD} , SCLK = 0, DIN = 0, DSPR = DV _{DD} , full power-down		0.6	10	μA
Power-Supply Rejection Ratio	PSRR	$AV_{DD} = DV_{DD} = 4.75V$ to 5.25V, full-scale input (Note 10)		63		dB

TIMING CHARACTERISTICS (Figures 1, 2, 8, and 16)

(AV_{DD} = DV_{DD} = +4.75V to +5.25V, f_{SCLK} = 4.8MHz external clock (50% duty cycle), 24 clocks/conversion (200ksps), external V_{REF} = +4.096V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.)

PARAMETER	SYMBOL	CONDITIO	MIN	TYP	MAX	UNITS	
Acquisition Time	tacq	External clock (Note 6)		729			ns
SCLK to DOUT Valid	t _{DO}	C _{DOUT} = 30pF				50	ns
CS Fall to DOUT Enable	t _{DV}	C _{DOUT} = 30pF				80	ns
CS Rise to DOUT Disable	t _{TR}	C _{DOUT} = 30pF				80	ns
CS Pulse Width	tcsw			100			ns
CS to SCLK Setup		SCLK rise		100			
CS to SCLK Setup	tcss	SCLK fall (DSP)		100			ns
CS to SCLK Hold	toolu	SCLK rise		0			20
CS to SCER Hold	tCSH	SCLK fall (DSP)		0			ns
	tСН	Duty cycle 45% to 55% Conversion	Conversion	93			20
SCLK High Pulse Width			Data transfer	50			ns
SCLK Low Pulse Width		Duty avala 15% to 55%	Conversion	93			20
SCER EOW FUISE WIGHT	tCL	Duty cycle 45% to 55%	Data transfer	50			ns
SCLK Period	tCP			209			ns
	tae	SCLK rise SCLK fall (DSP)		50			
DIN to SCLK Setup	tDS						ns
		SCLK rise SCLK fall (DSP)		0			
DIN to SCLK Hold	tDH			0			ns
CS Falling to DSPR Rising	tDF			100			ns
DSPR to SCLK Falling Setup	tFSS			100			ns
DSPR to SCLK Falling Hold	tFSH			0			ns

TIMING CHARACTERISTICS (Figures 1, 2, 8, and 16)

 $(AV_{DD} = +4.75V \text{ to } +5.25V, \text{DV}_{DD} = +2.7V \text{ to } +5.25V, \text{f}_{SCLK} = 4.8MHz \text{ external clock (50% duty cycle), 24 clocks/conversion (200ksps), external V}_{REF} = +4.096V, T_A = T_{MIN} \text{ to } T_{MAX}$, unless otherwise noted. Typical values are at T_A = +25°C.)

PARAMETER	SYMBOL	CONDITIC	MIN	TYP	MAX	UNITS	
Acquisition Time	tacq	External clock (Note 6)		729			ns
SCLK to DOUT Valid	t _{DO}	C _{DOUT} = 30pF				100	ns
CS Fall to DOUT Enable	t _{DV}	C _{DOUT} = 30pF				100	ns
CS Rise to DOUT Disable	t _{TR}	C _{DOUT} = 30pF				80	ns
CS Pulse Width	tcsw			100			ns
	taga	SCLK rise		100			
CS to SCLK Setup	tCSS	SCLK fall (DSP)		100			ns
$\overline{\text{CS}}$ to SCLK Hold	toout	SCLK rise		0			
CS to SCLK Hold	tCSH	SCLK fall (DSP)		0			ns
	tСН	Duty quale 45% to 55%	Conversion	93			
SCLK High Pulse Width		Duty cycle 45% to 55%	Data transfer	93			ns
SCLK Low Pulse Width	+ - ·	Duty cycle 45% to 55%	Conversion	93			
SOLK LOW FUISE WIGHT	tCL	Duly Cycle 45 % to 55 %	Data transfer	93			ns
SCLK Period	tCP			209			ns
	+===	SCLK rise SCLK fall (DSP)		100			
DIN to SCLK Setup	tDS						ns
		SCLK rise SCLK fall (DSP)					
DIN to SCLK Hold	tDH			0			ns
CS Falling to DSPR Rising	tDF			100			ns
DSPR to SCLK Falling Setup	t _{FSS}			100			ns
DSPR to SCLK Falling Hold	tFSH			0			ns

Note 1: $AV_{DD} = DV_{DD} = +5.0V.$

Note 2: Relative accuracy is the deviation of the analog value at any code from its theoretical value after full-scale range has been calibrated.

Note 3: Offset and reference errors nulled.

Note 4: DC voltage applied to on channel, and a full-scale 1kHz sine wave applied to off channels.

Note 5: Conversion time is measured from the rising edge of the 8th external SCLK pulse to EOC transition minus t_{ACQ} in 8-bit data-transfer mode.

Note 6: See Figures 10 and 17.

Note 7: $f_{SCLK} = 4.8MHz$, $f_{INTCLK} = 4.0MHz$. Sample rate is calculated with the formula $f_s = n_1 (n_2 / f_{SCLK} + n_3 / f_{INTCLK})^{-1}$ where: $n_1 = number of scans$, $n_2 = number of SCLK$ cycles, and $n_3 = number of internal clock cycles (see Figures 11–14).$


Note 8: Guaranteed by design, not production tested.

Note 9: Internal reference and buffer are left on between conversions.

Note 10: Defined as the change in the positive full scale caused by a ±5% variation in the nominal supply voltage.

Typical Operating Characteristics

(AV_{DD} = DV_{DD} = +5V, f_{SCLK} = 4.8MHz, C_{DOUT} = 30pF, external V_{REF} = +4.096V, T_A = +25°C, unless otherwise noted.)



M/XI/M

MAX1067/MAX1068






Typical Operating Characteristics (continued)


///XI//

 $(AV_{DD} = DV_{DD} = +5V, f_{SCLK} = 4.8MHz, C_{DOUT} = 30pF, external V_{REF} = +4.096V, T_A = +25^{\circ}C, unless otherwise noted.)$



_Typical Operating Characteristics (continued)

(AV_{DD} = DV_{DD} = +5V, f_{SCLK} = 4.8MHz, C_{DOUT} = 30pF, external V_{REF} = +4.096V, T_A = +25°C, unless otherwise noted.)



9

Pin Description

Р	IN		
MAX1067	MAX1068	NAME	FUNCTION
1	3	DOUT	Serial Data Output. Data changes state on SCLK's falling edge in SPI/QSPI/MICROWIRE mode and on SCLK's rising edge in DSP mode (MAX1068 only). DOUT is high impedance when $\overline{\text{CS}}$ is high.
2	4	SCLK	Serial Clock Input. SCLK drives the conversion process in external clock mode and clocks data out.
3	5	DIN	Serial Data Input. Use DIN to communicate with the command/configuration/control register. In SPI/QSPI/MICROWIRE mode, the rising edge of SCLK clocks in data at DIN. In DSP mode, the falling edge of SCLK clocks in data at DIN.
4	6	EOC	End-of-Conversion Output. In internal clock mode, a logic low at $\overline{\text{EOC}}$ signals the end of a conversion with the result available at DOUT. In external clock mode, $\overline{\text{EOC}}$ remains high.
5	7	AINO	Analog Input 0
6	8	AIN1	Analog Input 1
7	9	AIN2	Analog Input 2
8	10	AIN3	Analog Input 3
9	15	REF	Reference Voltage Input/Output. V_{REF} sets the analog voltage range. Bypass to AGND with a 10µF capacitor. Bypass with a 1µF (min) capacitor when using the internal reference.
10	16	REFCAP	Reference Bypass Capacitor Connection. Bypass to AGND with a 0.1µF capacitor when using internal reference. Internal reference and buffer shut down in external reference mode.
11	17	AGND	Analog Ground. Connect to pin 18 (MAX1068) or pin 12 (MAX1067).
12	18	AGND	Primary Analog Ground (Star Ground). Power return for AVDD.
13	19	AV _{DD}	Analog Supply Voltage. Bypass to AGND with a 0.1µF capacitor.
14			Active-Low Chip-Select Input. Forcing \overline{CS} high places the MAX1067/MAX1068 in shutdown with a typical supply current of 0.6µA. In SPI/QSPI/MICROWIRE mode, a high-to-low transition on \overline{CS} activates normal operating mode. In DSP mode, after the initial \overline{CS} transition from high to low, \overline{CS} can remain low for the entire conversion process (see the <i>Operating Modes</i> section).
15	21	DGND	Digital Ground
16	22	DV _{DD}	Digital Supply Voltage. Bypass to DGND with a 0.1µF capacitor.
_	1	DSPR	DSP Frame-Sync Receive Input. A frame-sync pulse received at DSPR initiates a conversion. Connect to logic high when using SPI/QSPI/MICROWIRE mode.
	2	DSEL	Data-Bit Transfer-Select Input. Logic low on DSEL places the device in 8-bit-wide data- transfer mode. Logic high places the device in 16-bit-wide data-transfer mode. Do not leave DSEL unconnected.
	11	AIN4	Analog Input 4
	12	AIN5	Analog Input 5



Pin Description (continued)

P	PIN		FUNCTION
MAX1067	MAX1068	NAME	FUNCTION
_	13	AIN6	Analog Input 6
_	14	AIN7	Analog Input 7
_	23	DSPX	DSP Frame-Sync Transmit Output. A frame-sync pulse at DSPX notifies the DSP that the MSB data is available at DOUT. Leave DSPX unconnected when not in DSP mode.
	24	N.C.	No Connection. Not internally connected.




Figure 1. Load Circuits for DOUT Enable Time and SCLK-to-DOUT Delay Time

Detailed Description

The MAX1067/MAX1068 low-power, multichannel, 14bit ADCs feature a successive-approximation ADC, automatic power-down, integrated +4.096V reference, and a high-speed SPI/QSPI/MICROWIRE-compatible interface. A DSPR input and DSPX output allow the MAX1068 to communicate with DSPs with no external glue logic. The MAX1067/MAX1068 operate with a single +5V analog supply and feature a separate digital supply allowing direct interfacing with +2.7V to +5.5V digital logic.

Figures 3 and 4 show the functional diagrams of the MAX1067/MAX1068, and Figures 5 and 6 show the MAX1067/MAX1068 in a typical operating circuit. The serial interface simplifies communication with microprocessors (μ Ps).

In external reference mode, the MAX1067/MAX1068 have two power modes: normal mode and shutdown mode. Driving \overline{CS} high places the MAX1067/MAX1068 in shutdown mode, reducing the supply current to 0.6µA (typ). Pull \overline{CS} low to place the MAX1067/ MAX1068 in normal operating mode. The internal reference mode offers software-programmable, power-down options as shown in Table 5.

In SPI/QSPI/MICROWIRE mode, a falling edge on $\overline{\text{CS}}$ wakes the analog circuitry and allows SCLK to clock in




Figure 2. Load Circuits for DOUT Disable Time

data. Acquisition and conversion are initiated by SCLK. The conversion result is available at DOUT in unipolar serial format. DOUT is held low until data becomes available (MSB first) on the 8th falling edge of SCLK when in 8-bit transfer mode, and on the 16th falling edge when in 16-bit transfer mode. See the *Operating Modes* section. Figure 8 shows the detailed SPI/QSPI/MICROWIRE serial-interface timing diagram.

In external clock mode, the MAX1068 also interfaces with DSPs. In DSP mode, a frame-sync pulse from the DSP initiates a conversion that is driven by SCLK. The MAX1068 formats a frame-sync pulse to notify the DSP that the conversion results are available at DOUT in MSB-first, unipolar, serial-data format. Figure 16 shows the detailed DSP serial-interface timing diagram (see the *Operating Modes* section).

Analog Input

Figure 7 illustrates the input-sampling architecture of the ADC. The voltage applied at REF or the internal +4.096V reference sets the full-scale input voltage.

Track/Hold (T/H)

In track mode, the analog signal is acquired on the internal hold capacitor. In hold mode, the T/H switches open and the capacitive digital-to-analog converter (DAC) samples the analog input.






Figure 3. MAX1067 Functional Diagram

During the acquisition, the analog input (AIN_) charges capacitor C_{DAC}. At the end of the acquisition interval the T/H switches open. The retained charge on C_{DAC} represents a sample of the input.

In hold mode, the capacitive DAC adjusts during the remainder of the conversion cycle to restore node ZERO to zero within the limits of 14-bit resolution. At the end of the conversion, force CS high and then low to reset the T/H switches back to track mode (AIN_), where C_{DAC} charges to the input signal again.

The time required for the T/H to acquire an input signal is a function of how quickly its input capacitance is

charged. If the input signal's source impedance is high, the acquisition time lengthens and more time must be allowed between conversions. The acquisition time (t_{ACQ}) is the maximum time the device takes to acquire the signal. Use the following formula to calculate acquisition time:

 $t_{ACQ} = 11(R_S + R_{IN} + R_{DS(ON)}) \times 45pF + 0.3\mu s$

where $R_{IN} = 340\Omega$, $R_S =$ the input signal's source impedance, $R_{DS(ON)} = 60\Omega$, and t_{ACQ} is never less than 729ns. A source impedance less than 200Ω does not significantly affect the ADC's performance. The MAX1068 features a 16-bit-wide data-transfer mode






Figure 4. MAX1068 Functional Diagram

that includes a longer acquisition time (11.5 clock cycles). Longer acquisition times are useful in applications with input source resistances greater than $1k\Omega$. Noise increases when using large source resistances. To improve the input signal bandwidth under AC conditions, drive AIN_ with a wideband buffer (>10MHz) that can drive the ADC's input capacitance and settle quickly.

Input Bandwidth

The ADC's input-tracking circuitry has a 4MHz smallsignal bandwidth, making possible the digitization of high-speed transient events and the measurement of periodic signals with bandwidths exceeding the ADC's sampling rate by using undersampling techniques. To avoid aliasing of unwanted, high-frequency signals into the frequency band of interest, use anti-alias filtering.

Analog Input Protection

Internal protection diodes, which clamp the analog input to AV_{DD} or AGND, allow the input to swing from (AGND - 0.3V) to (AV_{DD} + 0.3V) without damaging the device. If the analog input exceeds 300mV beyond the supplies, limit the input current to 10mA.






Figure 5. MAX1067 Typical Operating Circuit




Figure 7. Equivalent Input Circuit

Digital Interface

The MAX1067/MAX1068 feature an SPI/QSPI/ MICROWIRE-compatible 3-wire serial interface. The MAX1067 digital interface consists of digital inputs \overline{CS} , SCLK, and DIN; and outputs DOUT and \overline{EOC} . The MAX1067 operates in the following modes:

- SPI interface with external clock
- SPI interface with internal clock
- SPI interface with internal clock and scan mode




Figure 6. MAX1068 Typical Operating Circuit

In addition to the standard 3-wire serial interface modes, the MAX1068 includes a DSPR input and a DSPX output for communicating with DSPs in external clock mode and a DSEL input to determine 8-bit-wide or 16-bit-wide data-transfer mode. When not using the MAX1068 in the DSP interface mode, connect DSPR to DV_{DD} and leave DSPX unconnected.

Command/Configuration/Control Register Table 1 shows the contents of the command/configuration/control register and the state of each bit after initial power-up. Tables 2–6 define the control and configuration of the device for each bit. Cycling the power supplies resets the command/configuration/control register to the power-on-reset default state.

Initialization After Power-Up

A logic high on \overline{CS} places the MAX1067/MAX1068 in the shutdown mode chosen by the power-down bits, and places DOUT in a high-impedance state. Drive \overline{CS} low to power-up and enable the MAX1067/MAX1068 before starting a conversion. In internal reference mode, allow 5ms for the shutdown internal reference and/or buffer to wake and stabilize before starting a conversion. In external reference mode (or if the internal reference is already on), no reference settling time is needed after power-up.

Table 1. Command/Configuration/Control Register

COMMAND	OMMAND BIT7 (MSB)		BIT5	BIT4	BIT3	BIT2	BIT1	BIT0 (LSB)
COMMAND	CH SEL2	CH SEL1	CH SEL0	SCAN1	SCAN0	REF/PD_SEL1	REF/PD SEL0	INT/EXT CLK
POWER-UP STATE	0	0	0	0	0	1	1	0



MAX1067/MAX1068

Table 2. Channel Select

BIT7	BIT6	BIT5	CHANNEL
CH SEL2	CH SEL1	CH SEL0	AIN_
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7

Table 4. MAX1068 Scan Mode, InternalClock Only (Not for DSP Mode)

ACTION	BIT4	BIT3
ACTION	SCAN1	SCAN0
Single channel, no scan	0	0
Sequentially scan channels 0 through N $(N \leq 7)$	0	1
Sequentially scan channels 4 through N $(4 \le N \le 7)$	1	0
Scan channel N 8 times	1	1

Table 5. Power-Down Modes

BIT2 BIT1 TYPICAL WAKE-TYPICAL **REFERENCE MODE** REFERENCE **UP TIME** SUPPLY REF/PD REF/PD (INTERNAL REFERENCE) CURRENT $(C_{REF} = 1\mu F)$ SEL1 SEL0 Internal reference and reference buffer stay 0 0 Internal NA 1mA on between conversions Internal reference and reference buffer off 0 1 Internal 0.6µA 5ms between conversions Internal reference on, reference buffer off 1 0 Internal 0.43mA 5ms between conversions 1 1 External Internal reference and buffer always off 0.6µA NA

Table 6. Clock Modes

BIT0	CLOCK MODE	
INT/EXT CLK		
0	External clock	
1	Internal clock	

Table 3. MAX1067 Scan Mode, Internal Clock Only

ACTION	BIT4	BIT3
ACTION	SCAN1	SCAN0
Single channel, no scan	0	0
Sequentially scan channels 0 through N (N \leq 3)	0	1
Sequentially scan channels 2 through N $(2 \le N \le 3)$	1	0
Scan channel N 4 times	1	1




Figure 8. Detailed SPI Interface Timing




Figure 9. Shutdown Sequence

Power-Down Modes

Table 5 shows the MAX1067/MAX1068 power-down modes. Three internal reference modes and one external reference mode are available. Select power-down modes by writing to bits 2 and 1 in the command/configuration/control register. The MAX1067/MAX1068 enter the selected power-down mode on the rising edge of \overline{CS} .

The internal reference stays on when \overline{CS} is pulled high, if bits 2 and 1 are set to zero. This mode allows for the fastest turn-on time.

Setting bit 2 = 0 and bit 1 = 1 turns both the reference and reference buffer off when \overline{CS} is brought high. This mode achieves the lowest supply current. The reference and buffer wake up on the falling edge of \overline{CS} when in SPI/QSPI/MICROWIRE mode and on the falling edge of DSPR when in DSP mode. Allow 5ms for the internal reference to rise and settle when powering up from a complete shutdown (V_{REF} = 0, C_{REF} = 1µF).

The internal reference stays on and the buffer is shut off on the rising edge of \overline{CS} when bit 2 = 1 and bit 1 = 0. The MAX1067/MAX1068 enter this mode on the rising edge of \overline{CS} . The buffer wakes up on the falling edge of \overline{CS} when in SPI/QSPI/MICROWIRE mode and on the falling edge of DSPR when in DSP mode. Allow 5ms for VREF to settle when powering up from a complete shutdown (VREF = 0, CREF = 1µF). VREFCAP is always equal to +4.096V in this mode.

Set both bit 2 and bit 1 to 1 to turn off the reference and reference buffer to allow connection of an external reference. Using an external reference requires no extra wake-up time.

Operating Modes

External Clock 8-Bit-Wide Data-Transfer Mode (MAX1067 and MAX1068)

Force DSPR high and DSEL low (MAX1068) for SPI/ QSPI/MICROWIRE-interface mode. The falling edge of \overline{CS} wakes the analog circuitry and allows SCLK to clock in data. Ensure the duty cycle on SCLK is between 45% and 55% when operating at 4.8MHz (the maximum clock frequency). For lower clock frequencies, ensure the






Figure 10. SPI External Clock Mode, 8-Bit Data-Transfer Mode, Conversion Timing

minimum high and low times are at least 93ns. External clock-mode conversions with SCLK rates less than 125kHz can reduce accuracy due to leakage of the sampling capacitor. DOUT changes from high-Z to logic low after \overline{CS} is brought low. Input data latches on the rising edge of SCLK. The first SCLK rising edge begins loading data into the command/configuration/control register from DIN. The devices select the proper channel for conversion on the rising edge of the 3rd SCLK cycle. Acquisition begins immediately thereafter and ends on the falling edge of the 6th clock cycle. The MAX1067/MAX1068 sample the input and begin conversion on the falling edge of the 6th clock cycle. Setup and configuration of the MAX1067/MAX1068 complete on the rising edge of the 8th clock cycle. The conversion result is available (MSB first) at DOUT on the falling edge of the 8th SCLK cycle. To read the entire conversion result, 16 SCLK cycles are needed. Extra clock pulses, occurring after the conversion result has been clocked out and prior to the rising edge of CS, cause zeros to be clocked out of DOUT. The MAX1067/MAX1068 external clock 8-bit-wide data-transfer mode requires 24 SCLK cycles for completion (Figure 10).

Force \overline{CS} high after the conversion result is read. For maximum throughput, force \overline{CS} low again to initiate the next conversion immediately after the specified minimum time (t_{CSW}). Forcing \overline{CS} high in the middle of a conversion immediately aborts the conversion and places the MAX1067/MAX1068 in shutdown.

External Clock 16-Bit-Wide Data-Transfer Mode (MAX1068 Only)

Force DSPR high and DSEL high for SPI/QSPI/ MICROWIRE-interface mode. Logic high at DSEL allows the MAX1068 to transfer data in 16-bit-wide words. The acquisition time is extended an extra eight SCLK cycles in the 16-bit-wide data-transfer mode. The falling edge of $\overline{\text{CS}}$ wakes the analog circuitry and allows SCLK to clock in data. Ensure the duty cycle on SCLK is between 45% and 55% when operating at 4.8MHz (the maximum clock frequency). For lower clock frequencies, ensure that the minimum high and low times are at least 93ns. External-clock-mode conversions with SCLK rates less than 125kHz can reduce accuracy due to leakage of the sampling capacitor. DOUT changes from high-Z to logic low after \overline{CS} is brought low. Input data latches on the rising edge of SCLK. The first SCLK rising edge begins loading data into the command/configuration/control register from DIN. The devices select the proper channel for conversion and begin acquisition on the rising edge of the 3rd SCLK cycle. Setup and configuration of the MAX1068 completes on the rising edge of the 8th clock cycle. Acquisition ends on the falling edge of the 14th SCLK cycle. The MAX1068 samples the input and begins conversion on the falling edge of the 14th clock cycle. The conversion result is available (MSB first) at DOUT on the falling edge of the 16th SCLK cycle. To read the entire conversion result. 16 SCLK cycles are needed. Extra clock pulses, occurring after the conversion result has been clocked out and



MAX1067/MAX1068




Figure 12. SPI Internal Clock Mode, 8-Bit Data-Transfer Mode, Conversion Timing

prior to the rising edge of \overline{CS} , cause zeros to be clocked out of DOUT. The MAX1068 external clock 16bit-wide data-transfer mode requires 32 SCLK cycles for completion (Figure 11).

Force \overline{CS} high after the conversion result is read. For maximum throughput, force \overline{CS} low again to initiate the next conversion immediately after the specified minimum time (tcsw). Forcing \overline{CS} high in the middle of a conversion immediately aborts the conversion and places the MAX1068 in shutdown.

Internal Clock 8-Bit-Wide Data-Transfer and Scan Mode (MAX1067 and MAX1068)

Force DSPR high and DSEL low (MAX1068) for the SPI/ QSPI/MICROWIRE-interface mode. The falling edge of CS wakes the analog circuitry and allows SCLK to clock in data (Figure 12). DOUT changes from high-Z to logic low after \overline{CS} is brought low. Input data latches on the rising edge of SCLK. The command/configuration/control register begins reading DIN on the first SCLK rising edge and ends on the rising edge of the 8th SCLK cycle. The MAX1067/MAX1068 select the proper channel for conversion on the rising edge of the 3rd SCLK cycle. The internal oscillator activates 125ns after the rising edge of the 8th SCLK cycle. Turn off the external clock while the internal clock is on. Turning off SCLK ensures the lowest noise performance during acquisition. Acquisition begins on the 2nd rising edge of the internal clock and ends on the falling edge of the 6th internal clock cycle. Each bit of the conversion result shifts into memory as it becomes available. The conversion result is available (MSB first) at DOUT on the falling edge of EOC. The internal oscillator and analog circuitry are shut down on the high-to-low EOC tran-






Figure 13. SPI Internal Clock Mode, 16-Bit Data-Transfer Mode, Conversion Timing (MAX1068 Only)




Figure 14. SPI Internal Clock Mode, 8-Bit Data-Transfer Mode, Scan Mode for Two Conversions, Conversion Timing

sition. Use the EOC high-to-low transition as the signal to restart the external clock (SCLK). To read the entire conversion result, 16 SCLK cycles are needed. Extra clock pulses, occurring after the conversion result has been clocked out and prior to the rising edge of CS, cause the conversion result to be shifted out again. The MAX1067/MAX1068 internal clock 8-bit-wide data-transfer mode requires 24 external clock cycles and 25 internal clock cycles for completion.

Force $\overline{\text{CS}}$ high after the conversion result is read. For maximum throughput, force $\overline{\text{CS}}$ low again to initiate the next conversion immediately after the specified minimum time (t_{CSW}). Forcing $\overline{\text{CS}}$ high in the middle of a conversion immediately aborts the conversion and places the MAX1067/MAX1068 in shutdown.

Scan mode allows multiple channels to be scanned consecutively or one channel to be scanned eight times. Scan mode can only be enabled when using the MAX1067/MAX1068 in the internal clock mode. Enable scanning by setting bits 4 and 3 in the command/configuration/control register (see Tables 3 and 4). In scan mode, conversion results are stored in memory until the completion of the last conversion in the sequence. Upon completion of the last conversion in the sequence, EOC transitions from high to low to indicate the end of the conversion and shuts down the internal oscillator. Use the EOC high-to-low transition as the signal to restart the external clock (SCLK). DOUT provides the conversion results in the same order as the channel conversion process. The MSB of the first conversion is available at DOUT on the falling edge of \overline{EOC} (Figure 14).

MAX1067/MAX1068



Internal Clock 16-Bit-Wide Data-Transfer and Scan Mode (MAX1068 Only)

Force DSPR high and DSEL low for the SPI/QSPI/ MICROWIRE-interface mode. The falling edge of \overline{CS} wakes the analog circuitry and allows SCLK to clock in data (see Figure 13). DOUT changes from high-Z to logic low after CS is brought low. Input data latches on the rising edge of SCLK. The command/configuration/control register begins reading DIN on the first SCLK rising edge and ends on the rising edge of the 8th SCLK cycle. The MAX1068 selects the proper channel for conversion on the rising edge of the 3rd SCLK cycle. The internal oscillator activates 125ns after the rising edge of the 16th SCLK cycle. Turn off the external clock while the internal clock is on. Turning off SCLK ensures lowest noise performance during acquisition. Acquisition begins on the 2nd rising edge of the internal clock and ends on the falling edge of the 18th internal clock cycle. Each bit of the conversion result shifts into memory as it becomes available. The conversion result is available (MSB first) at DOUT on the falling edge of EOC. The internal oscillator and analog circuitry are shut down on the EOC high-to-low transition. Use the EOC high-to-low transition as the signal to restart the external clock (SCLK). To read the entire conversion result, 16 SCLK cycles are needed. Extra clock pulses, occurring after the conversion result has been clocked out and prior to the rising edge of \overline{CS} , cause

the conversion result to be shifted out again. The MAX1068 internal-clock 16-bit-wide data-transfer mode requires 32 external clock cycles and 32 internal clock cycles for completion.

Force \overline{CS} high after the conversion result is read. For maximum throughput, force \overline{CS} low again to initiate the next conversion immediately after the specified minimum time (t_{CSW}). Forcing \overline{CS} high in the middle of a conversion immediately aborts the conversion and places the MAX1068 in shutdown.

Scan mode allows multiple channels to be scanned consecutively or one channel to be scanned eight times. Scan mode can only be enabled when using the MAX1068 in internal clock mode. Enable scanning by setting bits 4 and 3 in the command/configuration/control register (see Tables 3 and 4). In scan mode, conversion results are stored in memory until the completion of the last conversion in the sequence. Upon completion of the last conversion in the sequence, EOC transitions from high to low to indicate the end of the conversion and shuts down the internal oscillator. Use the EOC high-to-low transition as the signal to restart the external clock (SCLK). DOUT provides the conversion results in the same order as the channel conversion process. The MSB of the first conversion is available at DOUT on the falling edge of EOC. Figure 15 shows the timing diagram for 16-bit-wide data transfer in scan mode.




Figure 15. SPI Internal Clock Mode, 16-Bit Data-Transfer Mode, Scan Mode for Two Conversions, Conversion Timing (MAX1068 Only)

DSP 8-Bit-Wide Data-Transfer Mode (External Clock Mode, MAX1068 Only)

Figure 16 shows the DSP-interface timing diagram. Logic low at DSPR on the falling edge of CS enables DSP interface mode. After the MAX1068 enters DSP mode, <u>CS</u> can remain low for the duration of the conversion process and each subsequent conversion. Drive DSEL low to select the 8-bit data-transfer mode. A sync pulse from the DSP at DSPR wakes the analog circuitry and allows SCLK to clock in data (Figure 17). The frame sync pulse alerts the MAX1068 that incoming data is about to be sent to DIN. Ensure the duty cycle on SCLK is between 45% and 55% when operating at 4.8MHz (the maximum clock frequency). For lower clock frequencies, ensure the minimum high and low times are at least 93ns. External clock mode conversions with SCLK rates less than 125kHz can reduce accuracy due to leakage of the sampling capacitor. The input data latches on the falling edge of SCLK. The command/configuration/control register starts reading data in on the falling edge of the first SCLK cycle immediately following the falling edge of the frame sync pulse and ends on the falling edge of the 8th SCLK cycle. The MAX1068 selects the proper channel for conversion on the falling edge of the 3rd clock cycle and begins acquisition. Acquisition continues until the rising edge of the 7th clock cycle. The MAX1068 samples the input on the rising edge of the 7th clock cycle. On the rising edge of the 8th clock cycle, the MAX1068 outputs a frame sync pulse at DSPX. The frame sync pulse alerts the DSP that the conversion results are about to be output at DOUT (MSB first) starting on the rising edge of the 9th clock pulse. To read the entire conversion results, 16 SCLK cycles are needed. Extra clock pulses, occuring after the conversion result has been clocked out, and prior to the next rising edge of DSPR, cause zeros to be clocked out of DOUT. The MAX1068 external-clock, DSP 8-bit-wide data-transfer mode requires 24 clock cycles to complete.

Begin a new conversion by sending a new frame sync pulse to DSPR followed by new configuration data. Send the new DSPR pulse immediately after reading the conversion result to realize maximum throughput. Sending a new frame sync pulse in the middle of a conversion immediately aborts the current conversion and begins a new one. A rising edge on \overline{CS} in the middle of a conversion aborts the current conversion and places the MAX1068 in shutdown.

DSP 16-Bit-Wide Data-Transfer Mode (External Clock Mode, MAX1068 Only)

Figure 16 shows the DSP-interface timing diagram. Logic low at DSPR on the falling edge of CS enables DSP interface mode. After the MAX1068 enters DSP mode, CS can remain low for the duration of the conversion process and each subsequent conversion. The acquisition time is extended an extra eight SCLK cycles in the 16-bit-wide data-transfer mode. Drive DSEL high to select the 16-bit-wide data-transfer mode. A sync pulse from the DSP at DSPR wakes the analog circuitry and allows SCLK to clock in data (Figure 18). The frame sync pulse also alerts the MAX1068 that incoming data is about to be sent to DIN. Ensure the duty cycle on SCLK is between 45% and 55% when operating at




Figure 16. Detailed DSP-Interface Timing (MAX1068 Only)

4.8MHz (the maximum clock frequency). For lower clock frequencies, ensure the minimum high and low times are at least 93ns. External-clock-mode conversions with SCLK rates less than 125kHz can reduce accuracy due to leakage of the sampling capacitor. The input data latches on the falling edge of SCLK. The command/configuration/control register starts reading data in on the falling edge of the first SCLK cycle immediately following the falling edge of the frame sync pulse and ends on the falling edge of the 16th SCLK cycle. The MAX1068 selects the proper channel for conversion on the falling edge of the 3rd clock cycle and begins acquisition. Acquisition continues until the rising edge of the 15th clock cycle. The MAX1068 samples the input on the rising edge of the 15th clock cycle. On the rising edge of the 16th clock cycle, the MAX1068 outputs a frame sync pulse at DSPX. The frame sync pulse alerts the DSP that the conversion results are

about to be output at DOUT (MSB first) starting on the rising edge of the 17th clock pulse. To read the entire conversion result, 16 SCLK cycles are needed. Extra clock pulses, occuring after the conversion result has been clocked out and prior to the next rising edge of DSPR, cause zeros to be clocked out of DOUT. The MAX1068 external clock, DSP 16-bit-wide data-transfer mode requires 32 clock cycles to complete.

Begin a new conversion by sending a new frame sync pulse to DSPR followed by new configuration data. Send the new DSPR pulse immediately after reading the conversion result to realize maximum throughput. Sending a new frame sync pulse in the middle of a conversion immediately aborts the current conversion and begins a new one. A rising edge on \overline{CS} in the middle of a conversion aborts the current conversion and places the MAX1068 in shutdown.




Figure 17. DSP External Clock Mode, 8-Bit Data-Transfer Mode, Conversion Timing (MAX1068 Only)




Figure 18. DSP External Clock Mode, 16-Bit Data-Transfer Mode, Conversion Timing (MAX1068 Only)



Output Coding and Transfer Function

The data output from the MAX1067/MAX1068 is straight binary. Figure 19 shows the nominal transfer function. Code transitions occur halfway between successive integer LSB values ($V_{REF} = +4.096V$, and 1 LSB = $+250\mu$ V or 4.096V / 16,384V).

Applications Information

Internal Reference

The internal bandgap reference provides a buffered +4.096V. Bypass REFCAP with a 0.1μ F capacitor to AGND and REF with a 1μ F capacitor to AGND. For best results, use low-ESR, X5R/X7R ceramic capacitors. Allow 5ms for the reference and buffer to wake up from full power-down (see Table 5).

External Reference

The MAX1067/MAX1068 accept an external reference with a voltage range between +3.8V and AV_{DD}. Connect the external reference directly to REF. Bypass REF to AGND with a 10 μ F capacitor. When not using a low-ESR bypass capacitor, use a 0.1 μ F ceramic capacitor in parallel with the 10 μ F capacitor. Noise on the reference degrades conversion accuracy.

The input impedance at REF is $37k\Omega$ for DC currents. During a conversion, the external reference at REF must deliver $118\mu A$ of DC load current and have an output impedance of 10Ω or less.

For optimal performance, buffer the reference through an op amp and bypass the REF input. Consider the equivalent input noise $(82\mu V_{RMS})$ of the MAX1067/MAX1068 when choosing a reference.

Internal/External Oscillator

Select either an external (0.1MHz to 4.8MHz) or the internal 4MHz (typ) clock to perform conversions (Table 6). The external clock shifts data in and out of the MAX1067/MAX1068 in either clock mode.

When using the internal clock mode, the internal oscillator controls the acquisition and conversion processes, while the external oscillator shifts data in and out of the MAX1067/MAX1068. Turn off the external clock (SCLK) when the internal clock is on to realize lowest noise performance. The internal clock remains off in external clock mode.




Figure 19. Unipolar Transfer Function, Full Scale (FS) = V_{REF} , Zero Scale (ZS) = GND

Input Buffer

Most applications require an input-buffer amplifier to achieve 14-bit accuracy. The input amplifier must have a slew rate of at least $2V/\mu s$ and a unity-gain bandwidth of at least 10MHz to complete the required output-voltage change before the end of the acquisition time.

At the beginning of the acquisition, the internal sampling capacitor array connects to AIN_ (the amplifier input), causing some disturbance on the output of the buffer. Ensure the sampled voltage has settled before the end of the acquisition time.

Digital Noise

Digital noise can couple to AIN_ and REF. The conversion clock (SCLK) and other digital signals active during input acquisition contribute noise to the conversion result. Noise signals, synchronous with the sampling interval, result in an effective input offset. Asynchronous signals produce random noise on the input, whose highfrequency components can be aliased into the frequency band of interest. Minimize noise by presenting a low impedance (at the frequencies contained in the noise signal) at the inputs. This requires bypassing AIN_ to AGND, or buffering the input with an amplifier that has a small-signal bandwidth of several megahertz (doing both is preferable). AIN has a typical bandwidth of 4MHz.

Distortion

Avoid degrading dynamic performance by choosing an amplifier with distortion much less than the total harmonic distortion of the MAX1067/MAX1068 at the frequencies of interest (THD = -98db at 1kHz). If the chosen amplifier has insufficient common-mode rejection, which results in degraded THD performance, use the inverting configuration (positive input grounded) to eliminate errors from this source. Low-temperature-coefficient, gain-setting resistors reduce linearity errors caused by resistance changes due to self-heating. To reduce linearity errors due to finite amplifier gain, use amplifier circuits with sufficient loop gain at the frequencies of interest.

DC Accuracy

To improve DC accuracy, choose a buffer with an offset much less than the MAX1067/MAX1068s' offset $(\pm 10 \text{mV})$




Figure 20a. SPI Connections

max for +5V supply), or whose offset can be trimmed while maintaining stability over the required temperature range.

Serial Interfaces

SPI and MICROWIRE Interfaces

When using the SPI (Figure 20a) or MICROWIRE (Figure 20b) interfaces, set CPOL = 0 and CPHA = 0. Drive \overline{CS} low to power on the MAX1067/MAX1068 before starting a conversion (Figure 20c). Three consecutive 8-bit-wide readings are necessary to obtain the entire 14-bit result from the ADC. DOUT data transitions on the serial clock's falling edge. The first 8-bit-wide data stream contains all leading zeros. The 2nd 8-bit-wide data stream contains the MSB through D6. The 3rd 8-bit-wide data stream contains D5 through D0 followed by S1 and S0.




Figure 20b. MICROWIRE Connections




Figure 20c. SPI/MICROWIRE Interface Timing Sequence (CPOL = CPHA = 0)

MAX1067/MAX1068

Multichannel, 14-Bit, 200ksps Analog-to-Digital Converters

QSPI Interface

Using the high-speed QSPI interface with CPOL = 0 and CPHA = 0, the MAX1067/MAX1068 support a maximum f_{SCLK} of 4.8MHz. Figure 21a shows the MAX1067/MAX1068 connected to a QSPI master and Figure 21b shows the associated interface timing.




Figure 21a. QSPI Connections

PIC16 with SSP Module and PIC17 Interface

The MAX1067/MAX1068 are compatible with a PIC16/ PIC17 controller (μ C), using the synchronous serial-port (SSP) module.

To establish SPI communication, connect the controller as shown in Figure 22a and configure the PIC16/PIC17 as system master by initializing its synchronous serialport control register (SSPCON) and synchronous serialport status register (SSPSTAT) to the bit patterns shown in Tables 7 and 8.

In SPI mode, the PIC16/PIC17 μ Cs allow 8 bits of data to be synchronously transmitted and received simultaneously. Three consecutive 8-bit-wide readings (Figure 22b) are necessary to obtain the entire 14-bit result from the ADC. DOUT data transitions on the serial clock's falling edge and is clocked into the μ C on SCLK's rising edge. The first 8-bit-wide data stream contains all zeros. The 2nd 8-bit-wide data stream contains the MSB through D6. The 3rd 8-bit-wide data stream contains bits D5 through D0 followed by S1 and S0.




Figure 21b. QSPI Interface Timing Sequence (External Clock, 8-Bit Data Transfer, CPOL = CPHA = 0)

Table 7. Detailed SSPCON Register Contents

CONT	ROL BIT	SETTINGS	SYNCHRONOUS SERIAL-PORT CONTROL REGISTER (SSPCON	
WCOL	BIT7	Х	Write Collision Detection Bit	
SSPOV	BIT6	Х	Receive Overflow Detection Bit	
SSPEN	BIT5	1	 Synchronous Serial-Port Enable Bit: 0: Disables serial port and configures these pins as I/O port pins. 1: Enables serial port and configures SCK, SDO, and SCI pins as serial port pins. 	
СКР	BIT4	0	Clock Polarity Select Bit. CKP = 0 for SPI master-mode selection.	
SSPM3	BIT3	0		
SSPM2	BIT2	0	Synchronous Serial-Port Mode Select Bit. Sets SPI master-mode and	
SSPM1	BIT1	0	selects $f_{CLK} = f_{OSC} / 16$.	
SSPM0	BITO	1		

X = Don't care.

Table 8. Detailed SSPSTAT Register Contents

CONT	ROL BIT	SETTINGS	SYNCHRONOUS SERIAL-PORT STATUS REGISTER (SSPSTAT)
SMP	BIT7	0	SPI Data-Input Sample Phase. Input data is sampled at the middle of the data output time.
CKE	BIT6	1	SPI Clock Edge-Select Bit. Data is transmitted on the rising edge of the serial clock.
D/A	BIT5	Х	Data Address Bit
Р	BIT4	Х	Stop Bit
S	BIT3	Х	Start Bit
R/W	BIT2	Х	Read/Write Bit Information
UA	BIT1	Х	Update Address
BF	BITO	Х	Buffer-Full Status Bit

X = Don't care.




Figure 22a. SPI Interface Connection for a PIC16/PIC17

DSP Interface

M/IXI/M

The DSP mode of the MAX1068 only operates in external clock mode. Figure 23 shows a typical DSP interface connection to the MAX1068. Use the same oscillator as the DSP to provide the clock signal for the MAX1068. The DSP provides the falling edge at \overline{CS} to wake the MAX1068. The MAX1068 detects the state of DSPR on the falling edge of \overline{CS} (Figure 17). Logic low at DSPR places the MAX1068 in DSP mode. After the MAX1068 enters DSP mode, \overline{CS} can be left low. A frame sync pulse from the DSP to DSPR initiates a conversion. The MAX1068 sends a frame sync pulse from DSPX to the DSP signaling that the MSB is available at DOUT. Send another frame sync pulse from the DSP to DSPR to begin the next conversion. The MAX1068 does not operate in scan mode when using DSP mode.




Figure 22b. SPI Interface Timing with PIC16/PIC17 in Master Mode (CKE = 1, CKP = 0, SMP = 0, SSPM3 - SSPM0 = 0001)




Figure 23. DSP Interface Connection

_Definitions

Integral Nonlinearity

Integral nonlinearity (INL) is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best-straight-line fit or a line drawn between the end points of the transfer function, once offset and gain errors have been nullified. The static linearity parameters for the MAX1067/MAX1068 are measured using the end-point method.

Differential Nonlinearity

Differential nonlinearity (DNL) is the difference between an actual step-width and the ideal value of ± 1 LSB. A DNL error specification of ± 1 LSB guarantees no missing codes and a monotonic transfer function.

Aperture Definitions

Aperture jitter (t_{AJ}) is the sample-to-sample variation in the time between samples. Aperture delay (t_{AD}) is the time between the falling edge of the sampling clock and the instant when the actual sample is taken.

Signal-to-Noise Ratio

For a waveform perfectly reconstructed from digital samples, signal-to-noise ratio (SNR) is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization




Figure 24. Effective Bits vs. Frequency

noise error only and results directly from the ADC's resolution (N bits):

$$SNR = (6.02 \times N + 1.76) dB$$

In reality, there are other noise sources besides quantization noise: thermal noise, reference noise, clock jitter, etc. SNR is computed by taking the ratio of the RMS signal to the RMS noise, which includes all spectral components minus the fundamental, the first five harmonics, and the DC offset.

Signal-to-Noise Plus Distortion

Signal-to-noise plus distortion (SINAD) is the ratio of the fundamental input frequency's RMS amplitude to the RMS equivalent of all the other ADC output signals:

$$\begin{array}{l} \text{SINAD} \ (\text{dB}) = 20 \times \log \left[\text{Signal}_{\text{RMS}} \, / \, (\text{Noise} \, + \\ \text{Distortion})_{\text{RMS}} \right] \\ \end{array}$$

Effective Number of Bits

Effective number of bits (ENOB) indicates the global accuracy of an ADC at a specific input frequency and sampling rate. An ideal ADC's error consists of quantization noise only. With an input range equal to the full-scale range of the ADC, calculate the ENOB as follows:


ENOB = (SINAD - 1.76) / 6.02

Figure 24 shows the ENOB as a function of the MAX1067/ MAX1068s' input frequency.

MAX1067/MAX1068

Total Harmonic Distortion

Total harmonic distortion (THD) is the ratio of the RMS sum of the first five harmonics of the input signal to the fundamental itself. This is expressed as:



where V_1 is the fundamental amplitude and V_2 through V_5 are the 2nd- through 5th-order harmonics.

Spurious-Free Dynamic Range

Spurious-free dynamic range (SFDR) is the ratio of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next-largest frequency component.

Supplies, Layout, Grounding, and Bypassing

Use printed circuit (PC) boards with separate analog and digital ground planes. Do not use wire-wrap boards. Connect the two ground planes together at the MAX1067/MAX1068 AGND terminal. Isolate the digital supply from the analog with a low-value resistor (10 Ω) or ferrite bead when the analog and digital supplies come from the same source (Figure 25).

Constraints on sequencing the power supplies and inputs are as follows:

- Apply AGND before DGND.
- Apply AIN_ and REF after AV_{DD} and AGND are present.
- DV_{DD} is independent of the supply sequencing.

Ensure that digital return currents do not pass through the analog ground and that return-current paths are low




Figure 25. Powering AV_{DD} and DV_{DD} from a Single Supply

impedance. A 5mA current flowing through a PC board ground trace impedance of only 0.05Ω creates an error voltage of about 250µV and a 1 LSB error with a +4.096V full-scale system.


The board layout should ensure that digital and analog signal lines are kept separate. Do not run analog and digital lines (especially the SCLK and DOUT) parallel to one another. If one must cross another, do so at right angles.

The ADC's high-speed comparator is sensitive to high-frequency noise on the AV_{DD} power supply. Bypass an excessively noisy supply to the analog ground plane with a 0.1μ F capacitor in parallel with a 1μ F to 10μ F low-ESR capacitor. Keep capacitor leads short for best supply-noise rejection.

Ordering Information (continued)

PART	TEMP RANGE	PIN- PACKAGE	INL (LSB)
MAX1068ACEG	0°C to +70°C	24 QSOP	±0.5
MAX1068BCEG	0°C to +70°C	24 QSOP	±1
MAX1068CCEG	0°C to +70°C	24 QSOP	±2
MAX1068AEEG*	-40°C to +85°C	24 QSOP	±0.5
MAX1068BEEG*	-40°C to +85°C	24 QSOP	±1
MAX1068CEEG*	-40°C to +85°C	24 QSOP	±2


*Future product—contact factory for availability.



TRANSISTOR COUNT: 20,760 PROCESS: BICMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Revision History

Pages changed at Rev 1: 1-6, 30

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

30

____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2007 Maxim Integrated Products

is a registered trademark of Maxim Integrated Products, Inc.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

MAX1067BCEE+ MAX1068ACEG+ MAX1068AEEG+ MAX1068CCEG+ MAX1068ACEG+T MAX1068AEEG+T MAX1068CCEG+T MAX1067BCEE+T MAX1068BCEG+ MAX1068BCEG+T MAX1068BEEG+ MAX1068BEEG+T MAX1068CEEG+ MAX1068CEEG+T MAX1067AEEE+ MAX1067AEEE MAX1067BEEE MAX1067BEEE+T MAX1067BEEE+ MAX1067AEEE+T