ABSOLUTE MAXIMUM RATINGS PIN CONFIGURATION

ORDER INFORMATION

Consult LTC Marketing for parts specified with wider operating temperature ranges.

Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECTRICAL CHARACTERISTICS $V_{CC} = 5V$, EN = 5V, T_A = 25°C, P_{LO} = 0dBm, single-ended; BBPI, BBMI,

BBPQ, BBMQ common-mode DC voltage V_{CMBB} = 0.5V_{DC}, I&Q baseband input signal = 100kHz CW, 0.8V_{PP,DIFF} each, I&Q 90° shifted **(lower side-band selection), unless otherwise noted. (Note 11)**

ELECTRICAL CHARACTERISTICS $V_{CC} = 5V$, EN = 5V, T_A = 25°C, P_{LO} = 0dBm, single-ended; BBPI, BBMI,

BBPQ, BBMQ common-mode DC voltage V_{CMBB} = 0.5V_{DC}, I&Q baseband input signal = 100kHz CW, 0.8V_{PP,DIFF} each, I&Q 90° shifted **(lower side-band selection), unless otherwise noted. (Note 11)**

Note 7: Amplitude average of the characterization data set without image or LO feedthrough nulling (unadjusted).

Note 8: RF power is within 10% of final value.

Note 9: RF power is at least 30dB lower than in the ON state.

Note 10: External coupling capacitors at pins LOP, LOM and RF are 100pF each.

Note 11: Tests are performed as shown in the configuration of Figure 10. The LO power is applied to J3 while J5 is terminated with 50Ω to ground for single-ended LO drive.

5598f

reliability and lifetime.

temperature range –40ºC to 85ºC.

and BBMI, 100nF between BBPQ and BBMQ.

Note 5: IM2 is measured at LO frequency – 4.1MHz.

Note 2: The LTC5598 is guaranteed functional over the operating

Note 3: At 6MHz offset from the LO signal frequency. 100nF between BBPI

Note 4: Baseband is driven by 2MHz and 2.1MHz tones with 1V_{PP DIFF} for two-tone signals at each I or Q input $(0.5V_{\text{PP.DIFF}}$ for each tone).

TYPICAL PERFORMANCE CHARACTERISTICS $V_{CC} = 5V$, EN = 5V, TA = 25°C, fRF = fLO – fBB, PLO =

0dBm single-ended, BBPI, BBMI, BBPQ, BBMQ common-mode DC voltage V_{CMBB} = 0.5V_{DC}, I&Q baseband input signal = 100kHz, 0.8V_{PP,DIFF}, two-tone baseband input signal = 2MHz, 2.1MHz, 0.5V_{PP,DIFF} each tone, I&Q 90° shifted (lower side-band selection); $f_{\text{NOISE}} = f_{\text{L0}} - 6$ MHz; unless otherwise noted. (Note 11)

TYPICAL PERFORMANCE CHARACTERISTICS $V_{CC} = 5V$, EN = 5V, T_A = 25°C, f_{RF} = f_{LO} – f_{BB}, P_{LO} = 0dBm single-ended, BBPI, BBMI, BBPQ, BBMQ common-mode DC voltage V_{CMBB} = 0.5V_{DC}, I&Q baseband input signal = 100kHz, 0.8V_{PP,DIFF}, two-tone baseband input signal = 2MHz, 2.1MHz, 0.5V_{PP,DIFF} each tone, I&Q 90° shifted (lower side-band selection); f_{NOISE} = f_{LO} - 6MHz; unless otherwise noted. (Note 11)

TYPICAL PERFORMANCE CHARACTERISTICS $V_{CC} = 5V$, EN = 5V, TA = 25°C, fRF = fLO – fBB, fLO =

450MHz, P_{LO} = 0dBm single-ended, BBPI, BBMI, BBPQ, BBMQ common-mode DC voltage V_{CMBB} = 0.5V_{DC}, I&Q baseband input signal **= 100kHz, 0.8VPP,DIFF, two-tone baseband input signal = 2MHz, 2.1MHz, 0.5VPP,DIFF each tone, I&Q 90° shifted (lower side-band** selection); $f_{\text{NOISE}} = f_{\text{L0}} - 6$ MHz; unless otherwise noted. (Note 11)

Y LINEAR

7

PIN FUNCTIONS

EN (Pin 1): Enable Input. When the Enable Pin voltage is higher than 2 V, the IC is turned on. When the input voltage is less than 1 V, the IC is turned off. If not connected, the IC is enabled.

GND (Pins 2, 5, 8, 11, 12, 19, 20, 23 and 25): Ground. Pins 2, 5, 8, 11, 12, 19, 20, 23 and exposed pad 25 are connected to each other internally. For best RF performance, pins 2, 5, 8, 11, 12, 19, 20, 23 and the Exposed Pad 25 should be connected to RF ground.

LOP (Pin 3): Positive LO Input. This LO input is internally biased at about 2.3V. An AC de-coupling capacitor should be used at this pin to match to an external 50Ω source.

LOM (Pin 4): Negative LO Input. This input is internally biased at about 2.3V. An AC de-coupling capacitor should be used at this pin via a 50 Ω to ground for best OIP2 performance.

CAPA, CAPB (Pins 6, 7): External capacitor pins. A capacitor between the CAPA and the CAPB pin can be used in order to improve the image rejection for frequencies below 100MHz. A capacitor value of 470nF is recommended. These pins are internally biased at about 2.3V.

BBMQ, BBPQ (Pins 9, 10): Baseband Inputs for the Q-channel, each high input impedance. They should be externally biased at 0.5V common-mode level and not be left floating. Applied common-mode voltage must stay below $0.6V_{DC}$.

NC (Pins 13, 15): No Connect. These pins are floating.

GNDRF (Pins 14, 17): Ground. Pins 14 and 17 are connected to each other internally and function as the ground return for the RF output buffer. They are connected via back-to-back diodes to the exposed pad 25. For best LO suppression performance those pins should be grounded separately from the exposed paddle 25. For best RF performance, pins 14 and 17 should be connected to RF ground.

RF (Pin 16): RF Output. The RF output is a DC-coupled single-ended output with approximately 50Ω output impedance at RF frequencies. An AC coupling capacitor should be used at this pin to connect to an external load.

V_{CC} (Pins 18, 24): Power Supply. It is recommended to use 1nF and 4.7μF capacitors for decoupling to ground on each of these pins.

BBPI, BBMI (Pins 21, 22): Baseband Inputs for the Qchannel, each high input impedance. They should be externally biased at 0.5V common-mode level and not be left floating. Applied common-mode voltage must stay below $0.6V_{DC}$.

Exposed Pad (Pin 25): Ground. This pin must be soldered to the printed circuit board ground plane.

BLOCK DIAGRAM

The LTC5598 consists of I and Q input differential voltageto-current converters, I and Q up-conversion mixers, an RF output buffer, an LO quadrature phase generator and LO buffers.

External I and Q baseband signals are applied to the differential baseband input pins, BBPI, BBMI, and BBPQ, BBMQ. These voltage signals are converted to currents and translated to RF frequency by means of double-balanced up-converting mixers. The mixer outputs are combined in an RF output buffer, which also transforms the output impedance to 50Ω. The center frequency of the resulting RF signal is equal to the LO signal frequency. The LO input drives a phase shifter which splits the LO signal into inphase and quadrature LO signals. These LO signals are then applied to on-chip buffers which drive the up-conversion mixers. In most applications, the LOP input is driven by the LO source via an optional matching network, while the LOM input is terminated with 50 $Ω$ to RF ground via a similar optional matching network. The RF output is single-ended and internally 50 Ω matched.

Baseband Interface

The circuit is optimized for a common mode voltage of 0.5V which should be externally applied. The baseband pins should not be left floating because the internal PNP's base current will pull the common mode voltage higher than the 0.6V limit. This condition may damage the part. In shut-down mode, it is recommended to have a termination to ground or to a 0.5V source with a value lower than 1kΩ. The PNP's base current is about $-68\mu A$ in normal operation.

The baseband inputs (BBPI, BBMI, BBPQ, BBMQ) present a single-ended input impedance of about -7.4 k Ω each. Because of the negative input impedance, it is important to keep the source resistance at each baseband input low enough such that the parallel value remains positive vs baseband frequency. At each of the four baseband inputs, a capacitor of 4pF in series with 30 Ω is connected to ground. This is in parallel with a PNP emitter follower (see Figure 1). The baseband bandwidth depends on the source impedance. For a 25 Ω source impedance, the baseband bandwidth (–1dB) is about 300MHz. If a 5.6nH series inductor is

inserted in each of the four baseband connections, the –1dB baseband bandwidth increases to about 800MHz.

It is recommended to include the baseband input impedance in the baseband lowpass filter design. The input impedance of each baseband input is given in Table 1.

The baseband inputs should be driven differentially; otherwise, the even-order distortion products may degrade the overall linearity performance. Typically, a DAC will

Figure 1. Simplified Circuit Schematic of the LTC5598 (Only I-Half is Drawn)

be the signal source for the LTC5598. A reconstruction filter should be placed between the DAC output and the LTC5598's baseband inputs.

In Figure 2 a typical baseband interface is shown, using a fifth-order lowpass ladder filter.

Figure 2. Baseband Interface with 5th Order Filter and $0.5V_{CM}$ DAC (Only I Channel is Shown)

For each baseband pin, a 0 to 1V swing is developed corresponding to a DAC output current of 0mA to 20mA. The maximum sinusoidal single side-band RF output power is about +7.3dBm for full 0V to 1V swing on each I- and Q- channel baseband input $(2V_{PPD}$ _{DIFF}).

LO Section

The internal LO chain consists of poly-phase phase shifters followed by LO buffers. The LOP input is designed as a single-ended input with about 50Ω input impedance. The LOM input should be terminated with 50Ω through a DC blocking capacitor.

The LOP and LOM inputs can be driven differentially in case an exceptionally low large-signal output noise floor is required (see graph 5598 G20b).

A simplified circuit schematic for the LOP, LOM, CAPA and CAPB inputs is given in Figure 3. A feedback path is implemented from the LO buffer outputs to the LO inputs in order to minimize offsets in the LO chain by storing the offsets on C5, C7 and C8 (see Figure 10). Optional capacitor C8 improves the image rejection below 100MHz (see graph 5598 G20a). Because of the feedback path, the input impedance for P_{10} = 0dBm is somewhat different than for $P_{\text{LO}} = 10$ dBm for the lower part of the operating frequency range. In Table 2, the LOP port input impedance vs frequency is given for EN = High and $P_{1,0} = 0$ dBm. For EN = Low and P_{10} = 0dBm, the input impedance is given

in Table 3. In Table 4 and 5, the LOP port input impedance is given for $EN = High$ and Low under the condition of P_{10} = 10dBm. Figure 4 shows the LOP port return loss for the standard demo board (schematic is shown in Figure 10) when the LOM port is terminated with 50 Ω to GND. The values of L1, L2, C9 and C10 are chosen such that the bandwidth for the LOP port of the standard demo board is maximized while meeting the LO input return loss S_{11} $_{ON}$ < -10dB.

Table 2. LOP Port Input Impedance vs Frequency for EN = High and P_{L0} = 0dBm (LOM AC Coupled With 50 Ω to Ground).

| FREQUENCY (MHz) | LO INPUT IMPEDANCE | REFLECTION COEFFICIENT | |
|---------------------------|-------------------------------------|-------------------------------|---------|
| | | MAG | ANGLE |
| 0.1 | $333 - j10.0$ | 0.739 | -0.5 |
| 1 | $318 - j59.9$ | 0.737 | -3.3 |
| $\overline{2}$ | $285 - j94.7$ | 0.728 | -6.1 |
| 4 | 227 – j120 | 0.708 | -10.6 |
| 8 | $154 - j124$ | 0.678 | -18.7 |
| 16 | $89.9 - j95.4$ | 0.611 | -33.0 |
| 30 | $60.4 - j60.6$ | 0.420 | -41.3 |
| 60 | $54.8 - j35.8$ | 0.489 | -51.5 |
| 100 | $43.6 - j24.4$ | 0.261 | -89.9 |
| 200 | $37.9 - j17.3$ | 0.235 | -113 |
| 400 | $31.8 - j12.4$ | 0.266 | -137 |
| 800 | $23.6 - j8.2$ | 0.374 | -156 |
| 1000 | $19.8 - j5.5$ | 0.437 | -165 |
| 1250 | $16.0 - j1.8$ | 0.515 | -175 |
| 1500 | $13.6 + j2.4$ | 0.574 | 174 |
| 1800 | $12.1 + j7.3$ | 0.618 | 162 |

| FREQUENCY (MHz) | LO INPUT IMPEDANCE | REFLECTION COEFFICIENT | |
|---------------------------|-------------------------------------|-------------------------------|---------|
| | | MAG | ANGLE |
| 0.1 | $1376 - j84.4$ | 0.930 | -0.3 |
| 1 | $541 - j1593$ | 0.980 | -3.2 |
| 2 | $177 - j877$ | 0.977 | -6.2 |
| 4 | $75.3 - j452$ | 0.965 | -12.2 |
| 8 | $49.2 - j228$ | 0.918 | -23.6 |
| 16 | $43.3 - j117$ | 0.784 | -41.8 |
| 30 | $40.7 - j64.1$ | 0.585 | -62.7 |
| 60 | $39.1 - j34.6$ | 0.382 | -86 |
| 100 | $37.6 - j23.8$ | 0.296 | -102 |
| 200 | $33.4 - j16.4$ | 0.275 | -124 |
| 400 | $27.5 - j11.1$ | 0.320 | -145 |
| 800 | $20.1 - j4.9$ | 0.430 | -167 |
| 1000 | $17.5 - j1.6$ | 0.479 | -176 |
| 1250 | $15.3 + j2.1$ | 0.532 | 175 |
| 1500 | $13.8 + j5.6$ | 0.571 | 167 |
| 1800 | $12.8 + j9.7$ | 0.605 | 157 |

Table 4. LOP Port Input Impedance vs Frequency for EN = High and P_{L0} = 10dBm (LOM AC Coupled with 50 Ω to Ground).

Table 5. LOP Port Input Impedance vs Frequency for EN = Low

Figure 4. LOP Port Return Loss vs Frequency for Standard Board (See Figure 10)

The LOP port return loss for the low end of the operating frequency range can be optimized using extra 120 Ω terminations at the LO inputs (replace C9 and C10 with 120 Ω resistors, see Figure 10), and is shown in Figure 5.

Figure 5. LO Port Return Loss vs Frequency Optimized for Low Frequency (See Figure 10)

The LOP port return loss for the high end of the operating frequency range can be optimized using slightly different values for C9, C10 and L1, L2 (see Figure 6).

Figure 6. LO Port Return Loss vs Frequency Optimized for High Frequency (See Figure 10)

The third-harmonic rejection on the applied LO signal is recommended to be equal or better than the desired image rejection performance since third-harmonic LO content can degrade the image rejection severely. Image rejection is not sensitive to second-harmonic LO content.

The large-signal noise figure can be improved with a higher LO input power. However, if the LO input power is too large and causes internal clipping in the phase shifter section, the image rejection can be degraded rapidly. This clipping point depends on the supply voltage, LO frequency, temperature and single-ended vs differential LO drive. At f_{LO} = 140MHz, V_{CC} = 5V, T = 25°C and single-ended LO drive, this clipping point is at about 16.6dBm. For 4.5V it lowers to 14.6dBm. For differential drive with $V_{CC} = 5V$ it is about 20dBm.

The differential LO port input impedance for $EN = High$ and P_{10} = 10dBm is given in Table 6.

RF Section

After upconversion, the RF outputs of the I and Q mixers are combined. An on-chip buffer performs internal differential to single-ended conversion, while transforming the output impedance to 50Ω. Table 7 shows the RF port output impedance vs frequency for EN = High.

Table 7. RF Output Impedance vs Frequency for EN = High

The RF port output impedance for $EN = Low$ is given in Table 8. It is roughly equivalent to a 1.3pF capacitor to ground.

In Figure 7 the simplified circuit schematic of the RF output buffer is drawn. A plot of the RF port return loss vs frequency is drawn in Figure 8 for EN = High and Low.

Enable Interface

Figure 9 shows a simplified schematic of the EN pin interface. The voltage necessary to turn on the LTC5598 is 2V. To disable (shut down) the chip, the enable voltage

must be below 1V. If the EN pin is not connected, the chip is enabled. This EN = High condition is assured by the 125k on-chip pull-up resistor. It is important that the voltage at the EN pin does not exceed V_{CC} by more than 0.3V. Should

Figure 7. Simplified Circuit Schematic of the RF Output

Figure 8. RF Port Return Loss vs Frequency

this occur, the supply current could be sourced through the EN pin ESD protection diodes, which are not designed to carry the full supply current, and damage may result.

Evaluation Board

Figure 10 shows the evaluation board schematic. A good ground connection is required for the exposed pad. If this is not done properly, the RF performance will degrade. Additionally, the exposed pad provides heat sinking for the part and minimizes the possibility of the chip overheating. Resistors R1 and R2 reduce the charging current in capacitors C1 and C4 (see Figure 10) and will reduce supply ringing during a fast power supply ramp-up in case an inductive cable is connected to the V_{CC} and GND turrets. For EN = High, the voltage drop over R1 and R2 is about 0.15V. If a power supply is used that ramps up slower than 10V/us and limits the overshoot on the supply below 5.6V, R1 and R2 can be omitted.

The LTC5598 can be used for base-station applications with various modulation formats. Figure 13 shows a typical application.

 Figure 10. Evaluation Circuit Schematic

Figure 11. Component Side of Evaluation Board

Figure 12. Bottom Side of Evaluation Board

Figure 13: 5MHz to 1600MHz Direct Conversion Transmitter Application

UF Package 24-Lead (4mm × **4mm) Plastic QFN**

PACKAGE DESCRIPTION

6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

15

RELATED PARTS

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Analog Devices Inc.](https://www.mouser.com/analog-devices): [LTC5598IUF#TRPBF](https://www.mouser.com/access/?pn=LTC5598IUF#TRPBF) [LTC5598IUF](https://www.mouser.com/access/?pn=LTC5598IUF) [LTC5598IUF#PBF](https://www.mouser.com/access/?pn=LTC5598IUF#PBF)