#### **ABSOLUTE MAXIMUM RATINGS**

**Note 1:** Voltages on these pins exceeding V+ or V- are clamped by internal diodes. Limit forward diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS—Dual Supplies**

 $(V+ = V_L = +4.5V \text{ to } +5.5V, V- = -4.5V \text{ to } -5.5V, V_{INH} = +2.4V, V_{INL} = +0.8V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $T_A = +25^{\circ}C$ ,  $V+ = V_L = +5V$ , V- = -5V.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS		
ANALOG SWITCH							'		
Analog Signal Range (Note 3)	V <sub>COM</sub> _, V <sub>NO</sub> _			V-		V+	V		
On-Resistance	Ron	V+ = 5V, V- = -5V,	+25°C		40	60	Ω		
On-Nesistance	KON	$V_{NO} = \pm 2V$ , $I_{COM} = 4mA$	C, E			75	_ 22		
On-Resistance Match Between	ΔRON	V+ = 5V, V- = 5V,	+25°C		1	4	Ω		
Channels (Note 4)	21.014	$V_{NO} = \pm 2V$ , $I_{COM} = 4mA$	C, E			5			
On-Resistance Flatness	RFLAT(ON)	V+ = 5V; V- = -5V; V <sub>NO</sub> _= 1V, 0, -1V;	+25°C		0.5	2.5	Ω		
(Note 5)	THE THOM	I <sub>COM</sub> = 4mA	C, E			3			
NO_ Off-Leakage Current (Note 6)	I <sub>NO_</sub> (OFF)	V + = 5.5V, V - = -5.5V, $V_{COM} = \pm 4.5V,$	+25°C	-1	0.01	1	nA		
	110_ (011)	$V_{NO} = \pm 4.5V$	C, E	-10		10			
COM_ Off-Leakage Current	loom (OFF)	$V + = 5.5V, V - = -5.5V, V_{COM} = \pm 4.5V,$	+25°C	-2	0.01	2	nA		
(Note 6)	ICOM_ (OFF)	$VCOM_{=} = \pm 4.5V$ , $VNO_{=} = \mp 4.5V$	C, E	-20		20			
COM_ On-Leakage Current	loon (on)	V+ = 5.5V, V- = -5.5V,	+25°C	-2	0.01	2	nA		
(Note 6)	ICOM_ (ON)	$V_{COM} = \pm 4.5V,$ $V_{NO} = floating$	C, E	-20		20			
LOGIC INPUTS (2/4, RS, LE/CS	, A1/SCLK, AO	DOUT, EN, DIN, SER/PAR)					•		
Input Logic Threshold High	VINH		C, E	2.4	1.7		V		
Input Logic Threshold Low	VINL		C, E		1.5	0.8	V		
Input Threshold Hysteresis					0.2		V		
Input Current	I <sub>IN</sub>	V <sub>IN</sub> _ = 0 or V <sub>L</sub>	C, E	-1	0.03	1	μΑ		

### **ELECTRICAL CHARACTERISTICS—Dual Supplies (continued)**

 $(V+ = V_L = +4.5V \text{ to } +5.5V, V- = -4.5V \text{ to } -5.5V, V_{INH} = +2.4V, V_{INL} = +0.8V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $T_A = +25^{\circ}C$ ,  $V+ = V_L = +5V$ , V- = -5V.) (Note 2)

PARAMETER	SYMBOL	C	ONDITIONS	TA	MIN	TYP	MAX	UNITS
LOGIC OUTPUT (SERIAL INTE	RFACE)							1
DOUT Logic Low Output	V <sub>OL</sub>	I <sub>SINK</sub> = 3.2	mA	C, E			0.4	V
DOUT Logic High Output	Voh	ISOURCE =		C, E	V <sub>L</sub> - 1			V
SWITCH DYNAMIC CHARACTE	RISTICS	1			I .			
T 0 T		$V_{NO} = 3V, V_{+} = 4.5V,$ +		+25°C		380	550	
Turn-On Time	ton		/- = -4.5V, Figure 1				600	ns
T Off The -	1	$V_{NO} = 3V$	V+ = 4.5V,	+25°C		150	300	
Turn-Off Time	toff	V- = -4.5V,		C, E			350	ns
Break-Before-Make Time Delay (Note 3)	t <sub>BBM</sub>	V <sub>NO</sub> _ = 3V, V- = -5.5V,	V+ = 5.5V, Figure 2	C, E	10	180		ns
Charge Injection	Q	$C_L = 1.0$ nF R <sub>S</sub> = 0, Fig		+25°C		15		рС
NO_ Off-Capacitance	C <sub>NO_</sub> (OFF)	$V_{NO} = 0, f$	IN = 1MHz, Figure 4	+25°C		2		pF
COM_ Off-Capacitance	CCOM_(OFF)	VCOM_ = 0,	f <sub>IN</sub> = 1MHz, Figure 4	+25°C		4		pF
COM_ On-Capacitance	CCOM_(ON)	$V_{COM} = 0$	f <sub>IN</sub> = 1MHz, Figure 4	+25°C		6		pF
Off-Isolation (Note 7)	V <sub>ISO</sub>		RMS, f = 10MHz, s off, Figure 5	+25°C		-74		dB
Channel-to-Channel Crosstalk	V <sub>C</sub> T	V <sub>NO</sub> = 1V <sub>f</sub> Figure 5	RMS, f = 10MHz,	+25°C		-70		dB
	DW	Г:	2-channel mode	2500	200			N 41 1-
-3dB Bandwidth	BW	Figure 5	4-channel mode	+25°C		150		MHz
0.1dD Dandwidth	BW	Figure 5	2-channel mode	+25°C		20		MHz
-0.1dB Bandwidth	DVV	rigure 5	4-channel mode	+25 C		15		IVITZ
PARALLEL-INTERFACE TIMIN	G				•			•
A_, EN to LE Rise Setup Time	t <sub>DS</sub>	Figure 6		C, E	80			ns
A_, EN to LE Rise Hold Time	tDH	Figure 6		C, E	0			ns
LE Low Pulse Width	t∟	Figure 6		C, E	80			ns
RS Low Pulse Width	t <sub>RS</sub>	Figure 6		C, E	80			ns
SERIAL-INTERFACE TIMING								
Operating Frequency	fCLK	Figure 7		C, E			6.25	MHz
SCLK Pulse Width High	tсн	Figure 7		C, E	80			ns
SCLK Pulse Width Low	tcL	Figure 7		C, E	80			ns
DIN to SCLK Rise Setup Time	t <sub>DS</sub>	Figure 7		C, E	60			ns
DIN to SCLK Rise Hold Time	tDН	Figure 7		C, E	0			ns

### **ELECTRICAL CHARACTERISTICS—Dual Supplies (continued)**

 $(V+ = V_L = +4.5V \text{ to } +5.5V, V- = -4.5V \text{ to } -5.5V, V_{INH} = +2.4V, V_{INL} = +0.8V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $T_A = +25^{\circ}C$ ,  $V+ = V_L = +5V$ , V- = -5V.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS	
CS Fall to SCLK Rise Setup Time	t <sub>CSS0</sub>	Figure 7	C, E	50			ns	
CS Fall to SCLK Rise Hold Time	tcss1	Figure 7	C, E	80			ns	
CS Rise to SCLK Rise Hold Time	t <sub>CSH1</sub>	Figure 7	C, E	0			ns	
CS Rise to SCLK Rise Setup Time	t <sub>CSS1</sub>	Figure 7	C, E	80			ns	
SCLK Rise to DOUT Valid	t <sub>DO</sub>	C <sub>L</sub> = 50pF, Figure 7	C, E			150	ns	
RS Low Pulse Width	t <sub>RS</sub>	Figure 6	C, E	80			ns	
POWER SUPPLY			•	•				
Power-Supply Range	V+, V-			±2.7		±6	V	
Fower-Supply Range	VL			+2.7		V+	7 V	
V+ Supply Current	l+	V- = -5.5V, V+ = 5.5V	+25°C	-1	0.0001	1		
v+ Supply Current	1+	V- = -5.5V, V+ = 5.5V	C, E	-10		10	- μΑ	
V Supply Current	1	V- = -5.5V, V+ = 5.5V	+25°C	-1	0.0001	1		
V- Supply Current	-	v- = -5.5 v, v + = 5.5 v	C, E	-10		10	μΑ	
V <sub>L</sub> Supply Current	ΙL	$V_L = 5.5V$ , all $V_{IN} = 0$ or $V_L$	C, E	-10	2	10	μΑ	

## **ELECTRICAL CHARACTERISTICS—Single +5V Supply**

 $(V + = V_L = +4.5V \text{ to } +5.5V, V - = 0, V_{INH} = +2.4V, V_{INL} = +0.8V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $T_A = +25^{\circ}C$ ,  $V + = V_L = +5V$ .) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS	
ANALOG SWITCH			'				1	
Analog Signal Range (Note 3)	V <sub>COM_</sub> , V <sub>NO</sub>			0		V+	V	
On-Resistance	Ron	V+ = 5V, V <sub>NO</sub> _ = 3V,	+25°C		80	120	Ω	
OII-NESISIAIICE	KON	I <sub>COM</sub> _ = 4mA	C, E			150	\( \( \)	
On-Resistance Match Between	$\Delta R_ON$	$V+ = 5V, V_{NO} = 3V,$	+25°C		1	8	Ω	
Channels (Note 4)	ZI(ON	I <sub>COM</sub> _ = 4mA	C, E			10	32	
On-Resistance Flatness	Rflat(on)	$V+ = 5V; I_{COM} = 4mA;$	+25°C		4	10	Ω	
(Note 5)	NFLAT(ON)	V <sub>NO</sub> _ = 2V, 3V, 4V	C, E			12	"	
NO_ Off-Leakage Current	luo (055)	$V+ = 5.5V; V_{COM} = 4.5V, 1V;$	+25°C	-1	0.005	1	nA	
(Notes 6, 8)	INO_ (OFF)	V <sub>NO</sub> _ = 1V, 4.5V	C, E	-10		10		
COM_ Off-Leakage Current	LOOM (OFF)	$V+ = 5.5V; V_{COM} = 4.5V, 1V;$	+25°C	-2	0.005	2	nA	
(Notes 6, 8)	ICOM_ (OFF)	V <sub>NO</sub> _ = 1V, 4.5V	C, E	-20		20		
COM_ On-Leakage Current	LOOM (ON)	V+ = 5.5V; VCOM_ = 4.5V 1V;	+25°C	-2	0.005	2	nΛ	
(Notes 6, 8)	ICOM_ (ON)	V <sub>NO</sub> = 4.5V, 1V, or floating	C, E	-20		20	– nA	

### **ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)**

 $(V+ = V_L = +4.5V \text{ to } +5.5V, V- = 0, V_{INH} = +2.4V, V_{INL} = +0.8V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at T\_A = +25°C, V+ =  $V_L = +5V$ .) (Note 2)

PARAMETER	SYMBOL	C	ONDITIONS	TA	MIN	TYP	MAX	UNITS
LOGIC INPUTS (2/4, RS, LE/CS	, A1/SCLK, AO	/DOUT, EN,	DIN, SER/PAR	-1				1
Input Logic Threshold High	VINH			C, E	2.4	1.7		V
Input Logic Threshold Low	VINL			C, E		1.5	0.8	V
Input Threshold Hysteresis						0.2		V
Input Current	I <sub>IN</sub>	$V_{IN} = 0$ or '	٧L	C, E	-1		1	μΑ
LOGIC OUTPUT (SERIAL INTE	RFACE)	•						•
DOUT Logic Low Output	Vol	ISINK = 3.2	mA	C, E			0.4	V
DOUT Logic High Output	Voн	ISOURCE =	-1mA	C, E	V <sub>L</sub> - 1			V
SWITCH DYNAMIC CHARACTE	RISTICS	•		-1				•
Turn-On Time	ton	VNO = 3\	V <sub>NO</sub> = 3V, V+ = 4.5V,			550	800	ns
rum-on nine	TON	Figure 1		C, E			900	7 115
Turn-Off Time	toff	V <sub>NO</sub> = 3\	$V_{NO}$ = 3V, V+ = 4.5V, Figure 1			150	300	ns
Turn-Oil Time	TOFF	Figure 1					350	113
Break-Before-Make Time Delay (Note 3)	t <sub>BBM</sub>	V <sub>NO</sub> = 3\ Figure 2	$V_{1}, V_{2} = 5.5V_{1}$	C, E	10	200		ns
Charge Injection	Q	$C_L = 1.0 nF$ $R_S = 0$ , Fig	, V <sub>NO</sub> = 2.5V, jure 3	+25°C		5		рС
Off-Isolation	V <sub>ISO</sub>		RMS, f = 10MHz, s off, Figure 5	+25°C		-65		dB
Channel-to-Channel Crosstalk	V <sub>CT</sub>	V <sub>NO</sub> _ = 1V Figure 5	RMS, f = 10MHz,	+25°C		-70		dB
2dD Dandwidth	DW	Ciaura C	2-channel mode	+25°C		100		NAL I -
-3dB Bandwidth	BW	Figure 5	4-channel mode	+25 C		75		MHz
-0.1dB Bandwidth	BW	Figure 5	2-channel mode	+25°C		10		MUZ
-0. TUB Balluwiutii	DVV	rigule 5	4-channel mode	T +25 C		7		MHz
PARALLEL-INTERFACE TIMIN	G							
A_, EN to LE Rise Setup Time	t <sub>DS</sub>	Figure 6		C, E	80			ns
$A_{-}$ , EN to $\overline{\text{LE}}$ Rise Hold Time	tDH	Figure 6		C, E	0			ns
LE Low Pulse Width	t∟	Figure 6		C, E	80			ns
RS Low Pulse Width	trs	Figure 6		C, E	80			ns

### **ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)**

 $(V+ = V_L = +4.5V \text{ to } +5.5V, V- = 0, V_{INH} = +2.4V, V_{INL} = +0.8V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C, V+ = V_L = +5V.)$  (Note 2)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS	
SERIAL-INTERFACE TIMING			_					
Operating Frequency	fCLK	Figure 7	C, E			6.25	ns	
SCLK Pulse Width High	tсн	Figure 7	C, E	80			ns	
SCLK Pulse Width Low	tcL	Figure 7	C, E	80			ns	
DIN to SCLK Rise Setup Time	t <sub>DS</sub>	Figure 7	C, E	60			ns	
DIN to SCLK Rise Hold Time	t <sub>DH</sub>	Figure 7	C, E	0			ns	
CS Fall to SCLK Rise Setup Time	tcsso	Figure 7	C, E	50			ns	
CS Rise to SCLK Rise Hold Time	tcsH1	Figure 7	C, E	0			ns	
CS Rise to SCLK Rise Setup Time	tCSS1	Figure 7	C, E	80			ns	
CS Fall to SCLK Rise Hold Time	tcss1	Figure 7	C, E	80			ns	
SCLK Rise to DOUT Valid	t <sub>DO</sub>	C <sub>L</sub> = 50pF, Figure 7	C, E			150	ns	
RS Low Pulse Width	trs	Figure 6	C, E	80			ns	
POWER SUPPLY								
	V+			2.7		12	V	
Power-Supply Range	VL	V+ ≤ 6.5V		2.7		V+	V	
	۷L	V+ > 6.5V		2.7		6.5	7	
V+ Supply Current	<b> </b> +	V+= 5.5V, VIN = 0 or VL	+25°C	-1		1	μΑ	
v + Supply Current	1+	V+- 3.5V, VIIV = 0 01 VL	C, E	-10		10	μΛ	
V <sub>L</sub> Supply Current	ΙL	$V_L = 5.5V$ , all $V_{IN} = 0$ or $V_L$	C, E	-10	2	10	μA	

### **ELECTRICAL CHARACTERISTICS—Single +3V Supply**

 $(V+ = V_L = +2.7V \text{ to } +3.6V, V- = 0, V_{INH} = +2V, V_{INL} = +0.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $T_A = +25^{\circ}C, V+ = V_L = +3V.$ )

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS				
ANALOG SWITCH											
Analog Signal Range (Note 3)	V <sub>COM</sub> _,V <sub>NO</sub>			0		V+	V				
On-Resistance	Ron	V+ = 2.7V, V <sub>NO</sub> _ = 1V,	+25°C		240	350	Ω				
OII-Nesistance	KON	I <sub>COM</sub> _ = 1mA	C, E			450					
LOGIC INPUT (2/4, RS, LE/CS,	LOGIC INPUT (2/4, RS, LE/CS, A1/SCLK, AO/DOUT, EN, DIN, SER/PAR										
Input Logic Threshold High	VINH		C, E	2.0			V				
Input Logic Threshold Low	VINL		C, E			0.5	V				
Input Current	I <sub>IN</sub>	V <sub>IN</sub> _ = 0 or V <sub>L</sub>	C, E	-1		1	μA				
SWITCH DYNAMIC CHARACTE	RISTICS										
Turn-On Time	to	$V_{NO} = 1.5V, V_{+} = 2.7V,$	+25°C		700	1000	ns				
rum-on nine	t <sub>ON</sub>	Figure 1	C, E			1200	113				
Turn-Off Time	torr	$V_{NO} = 1.5V, V_{+} = 2.7V,$	+25°C		250	400	ns				
Turr-On Time	toff	Figure 1	C, E			500	] 113				
Break-Before-Make Time Delay (Note 3)	t <sub>BBM</sub>	V <sub>NO</sub> = 1.5V, V+ = 3.6V, Figure 2	C, E	10	350		ns				

#### **ELECTRICAL CHARACTERISTICS—Single +3V Supply (continued)**


 $(V_+ = V_L = +2.7V \text{ to } +3.6V, V_- = 0, V_{INH} = +2V, V_{INL} = +0.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $T_A = +25^{\circ}C, V_+ = V_L = +3V.$ )

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
PARALLEL-INTERFACE TIMING	3						
A_, EN to LE Rise Setup Time	t <sub>DS</sub>	Figure 6	C, E	200			ns
A_, EN to LE Rise Hold Time	tDН	Figure 6	C, E	0			ns
LE Low Pulse Width	tL	Figure 6	C, E	200			ns
RS Low Pulse Width	trs	Figure 6	C, E	80			ns
SERIAL-INTERFACE TIMING							
Operating Frequency	fCLK	Figure 7	C, E			2.1	MHz
SCLK Pulse Width High	tсн	Figure 7	C, E	200			ns
SCLK Pulse Width Low	t <sub>CL</sub>	Figure 7	C, E	200			ns
DIN to SCLK Rise Setup Time	tDS	Figure 7	C, E	100			ns
DIN to SCLK Rise Hold Time	tDH	Figure 7	C, E	0			ns
CS Fall to SCLK Rise Setup Time	t <sub>CSS0</sub>	Figure 7	C, E	100			ns
CS Rise to SCLK Rise Hold Time	tcsH1	Figure 7	C, E	0			ns
CS Rise to SCLK Rise Setup Time	tCSS1	Figure 7	C, E	200			ns
CS Fall to SCLK Rise Hold Time	tcss1	Figure 7	C, E	200			ns
SCLK Rise to DOUT Valid	tDO	C <sub>L</sub> = 50pF, Figure 7	C, E			250	ns
RS Low Pulse Width	t <sub>RS</sub>	Figure 6	C, E	80			ns
POWER SUPPLY							
V+ Supply Current	[+	$V + = 3.6V, V_{IN} = 0 \text{ or } V_{I}$	+25°C	-1		1	μA
			C, E	-10		10	μ, τ
V <sub>L</sub> Supply Current	ΙL	$V_L = 3.6V$ , all $V_{IN} = 0$ or $V_L$	C, E	-10	1	10	μA

- Note 2: The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.
- Note 3: Guaranteed by design.
- **Note 4:**  $\Delta R_{ON} = R_{ON(MAX)} R_{ON(MIN)}$ .
- **Note 5:** Resistance flatness is defined as the difference between the maximum and the minimum value of on-resistance as measured over the specified analog-signal range.
- Note 6: Leakage parameters are 100% tested at maximum rated hot temperature and guaranteed by correlation at TA = +25°C.
- Note 7: Off-isolation = 20log10 [VCOM\_ / VNO\_], VCOM\_ = output, VNO\_ = input to off switch.
- Note 8: Leakage testing for single-supply operation is guaranteed by testing with dual supplies.


## Typical Operating Characteristics


 $(V + = V_L = +5V, V - = -5V, T_A = +25^{\circ}C, \text{ unless otherwise specified.})$ 



## Typical Operating Characteristics (continued)

 $(V + = V_L = +5V, V - = -5V, T_A = +25^{\circ}C, \text{ unless otherwise specified.})$ 





### **Pin Description**

PIN	NAME	FUNCTION
1, 5, 16	GND	Ground. Connect to ground plane. See <i>Grounding</i> section.
2	COM1	Analog Switch Common Terminal. See <i>Truth Tables</i> .
3	V+	Analog Positive Supply Voltage Input
4	NO1	Normally Open Analog Input Terminal. See Truth Tables.
6	NO2	Normally Open Analog Input Terminal. See Truth Tables.
7	2/4	Multiplexer Configuration Control. Connect to $V_L$ to select dual 2-channel mode. Connect to GND for single 4-channel multiplexer operation. See <i>Truth Tables</i> .
8	RS	Active-Low Reset Input. In serial mode, drive $\overline{RS}$ low to force the latches and shift registers to the power-on reset state and force all switches open. In parallel mode, drive $\overline{RS}$ low to force the latches to the power-on reset state and force switches open. See <i>Truth Tables</i> .
9	ĪĒ/CS	In parallel mode this pin is the transparent Latch Enable. In the serial mode, this pin is the Chip-Select input. See <i>Truth Tables</i> .
10	A1/SCLK	In parallel mode, A1/SCLK is the most significant address bit. If $2\overline{/4}$ is high, A1/SCLK is ignored. In the serial mode, A1/SCLK is the serial shift clock input. Data is loaded on the rising edge of SCLK. See <i>Truth Tables</i> .
11	A0/DOUT	In parallel mode, this pin is the least significant address bit. In serial mode, DOUT is the output from the internal 4-bit shift register. DOUT is intended for daisy-chain cascading. DOUT is not three-stated by $\overline{\text{CS}}$ . See <i>Serial Operation</i> .
12	EN	Switch Enable. Drive EN low to force all channels off. Drive high to allow normal multiplexer operation. Operates asynchronously in serial mode. In parallel mode, EN is latched when the LE signal is high.
13	DIN	Serial Data Input. In serial mode, data is loaded on the rising edge of SCLK. Connect to $V_L$ or GND in parallel mode.
14	VL	Logic Supply Input. Powers the DOUT driver and other digital circuitry. V <sub>L</sub> sets both the input threshold levels and the output logic levels.
15	NO4	Normally Open Analog Input Terminal. See Truth Tables.
17	NO3	Normally Open Analog Input Terminal. See Truth Tables.
18	V-	Analog Negative Supply Voltage Input. Connect to GND for single-supply operation.
19	COM2	Analog Switch Common Terminal. See <i>Truth Tables</i> .
20	SER/PAR	Interface Select Input. Drive low for parallel data interface operation. Drive high for serial data interface operation and to enable the DOUT driver.




Figure 1. Turn-On/Turn-Off Time




Figure 2. Break-Before-Make Time Delay




Figure 3. Charge Injection




Figure 4. NO\_, COM\_ Capacitance




Figure 5. Off-Isolation, Crosstalk, and Bandwidth




Figure 6. Parallel Timing Diagram




Figure 7. Serial Timing Diagram

### Detailed Description

#### **Logic-Level Translators**

The MAX4589 is constructed of high-frequency "T" switches, as shown in Figure 8. The logic-level inputs are translated by amplifier A1 into a V+ to V- logic signal that drives the internal control logic. The internal control logic drives the gates of N-channel MOSFETs N1 and N2 from V+ to V-, turning them fully on or off. The same signal drives inverter A2 (which drives the P-channel MOSFETs P1 and P2, turning them fully on or off) from V+ to V-, and turns the N-channel MOSFET N3 on and off. The logic-level threshold is determined by VL and GND.

#### **Switch On Condition**

When the switch is on, MOSFETs N1, N2, P1, and P2 are on and MOSFET N3 is off (Figure 8). The signal path is COM\_ to NO\_, and because both N-channel and P-channel MOSFETs act as pure resistances, it is symmetrical (i.e., signals pass in either direction). The off MOSFET, N3, has no DC conduction, but has a small amount of capacitance to GND. The MAX4589's construction allows an exceptional 200MHz -3dB bandwidth

Frequency response in  $75\Omega$  systems is reasonably flat up to 50MHz, with typically 2.5dB of insertion loss. Higher-impedance circuits show even lower attenuation (and vice versa), but slightly lower bandwidth due to the increased effect of the internal and external capacitance and the switch's on-resistance.

The MAX4589 is optimized for  $\pm 5V$  operation. Using lower supply voltages or a single supply increases switching time, on-resistance (and therefore on-state attenuation), and nonlinearity.

#### **Switch Off Condition**

When the switch is off, MOSFETs N1, N2, P1, and P2 are off and MOSFET N3 is on (Figure 8). The signal path is through the parasitic off-capacitances of N1, N2, P1, and P2, but it is shunted to ground by N3. This forms a highpass filter whose exact characteristics are dependent on the source and load impedances. In  $75\Omega$  systems, and below 1MHz, the attenuation exceeds 80dB. This value decreases with increasing frequency and increasing circuit impedances. External capacitance and board layout dominate overall performance.




Figure 8. T-Switch Construction

## Applications Information Power-Supply Considerations

#### Overview

The MAX4589 construction is typical of many CMOS analog switches. It has four supply pins: V+, V-,  $V_L$ , and GND. V+ and V- are used to drive the internal CMOS switches and set the limits of the analog voltage on any switch. Reverse ESD-protection diodes are internally connected between each analog signal pin and both V+ and V-. If the voltage on any pin exceeds V+ or V-, one of these diodes conducts. During normal operation these reverse-biased ESD diodes leak, forming the only current drawn from V- and V+.

Virtually all the analog leakage current is through the ESD diodes. Although the ESD diodes on a given signal pin are identical, and therefore fairly well balanced, they are reverse-biased differently. Each is biased by either V+ or V- and the analog signal. This means their leakages vary as the signal varies. The difference in the two diode leakages from the signal path to the V+ and V- pins constitutes the analog signal-path leakage current. All analog leakage current flows to the supply terminals, not to the other switch terminal. This explains how both sides of a given switch can show leakage currents of either the same or opposite polarity.

There is no connection between the analog signal paths and GND. The analog signal paths consist of an

N-channel and P-channel MOSFET with their sources and drains paralleled and their gates driven out of phase to V+ and V- by the logic-level translators.

VL and GND power the internal logic and logic-level translators, and set the input logic thresholds. The logic-level translators convert the logic levels to switched V+ and V- signals to drive the gates of the analog switches. Therefore, the gate-to-source and gate-to-drain impedances are the only connection between the logic supplies and the analog supplies.

#### Bipolar-Supply Operation

The MAX4589 operates with bipolar supplies between  $\pm 2.7 \text{V}$  and  $\pm 6 \text{V}$ . The V+ and V- supplies are not required to be symmetrical, but their sum cannot exceed the absolute maximum rating of 13.0V. **Do not connect the MAX4589 V+ pin to +3V and connect the logic-level input pins to TTL logic-level signals. This exceeds the absolute maximum ratings, and may cause damage to the part and/or external circuits.** 

CAUTION: The absolute maximum V+ to V- differential voltage is 13.0V. Typical "±6-Volt" or "12-Volt" supplies with ±10% tolerances can be as high as 13.2V. This voltage can damage the MAX4589. Even ±5% tolerance supplies may have overshoot or noise spikes that exceed 13.0V.

#### Single-Supply Operation

The MAX4589 operates from a single supply between +2.7V and +12V when V- is connected to GND. Observe all of the precautions listed in the *Bipolar-Supply Operation* section. Note, however, that these parts are optimized for ±5V operation, and AC and DC characteristics are degraded significantly when operating at less than ±5V. As the overall supply voltage (V+ to V-) is reduced, switching speed, on-resistance, off-isolation, and distortion are degraded (see *Typical Operating Characteristics*).

Single-supply operation also limits signal levels and interferes with grounded signals. When V- = GND, AC signals are limited to 300mV below GND. Voltages below this level are clipped by the internal ESD-protection diodes, and the parts can be damaged if excessive current flows.

#### Power Off

When power to the MAX4589 is off (i.e., V+=0 and V=0), the *Absolute Maximum Ratings* still apply. This means that none of the MAX4589 pins can exceed  $\pm 0.3V$ . Voltages beyond  $\pm 0.3V$  cause the internal ESD-protection diodes to conduct, with potentially catastrophic consequences.

#### Power-Supply Sequencing

When applying power to the MAX4589, follow this sequence: V+, V-, VL, then logic inputs. Apply signals on the analog NO\_ and COM\_ pins any time after V+ and V- are set. Turning on all pins simultaneously is acceptable only if the circuit design guarantees concurrent power-up.

The power-down sequence is the opposite of the power-up sequence. That is, the  $V_L$  and logic inputs must go to zero potential before (or simultaneously with) the V- then V+ supplies. Always observe the Absolute Maximum Ratings to ensure proper operation.

#### Grounding

#### **DC Ground Considerations**

Satisfactory high-frequency operation requires that careful consideration be given to grounding. For most applications, a ground plane is strongly recommended and the GND pin must connect to it with solid copper. While the V+ and V- power-supply pins are common to all switches in a given package, each input pair is separated with ground pins that are not internally connected to each other. This contributes to the overall high-frequency performance by reducing channel-to-channel crosstalk.

The digital inputs have voltage thresholds determined by  $V_L$  and GND. (V- does not influence the logic-level

threshold.) With  $V_L = +5V$  and GND = 0, the threshold is about 1.6V, ensuring compatibility with TTL- and CMOSlogic drivers.

#### AC Ground and Bypassing

A ground plane is mandatory for satisfactory high-frequency operation. Prototyping using hand wiring or wire-wrap boards is not recommended. Make the ground plane solid metal underneath the device, without interruptions. Avoid routing traces under the device itself. For DIP packages, this applies to both sides of a two-sided board. Failure to observe this has a minimal effect on the "on" characteristics of the switch at high frequencies, but it will degrade the off-isolation and crosstalk.

When using the SO package of the MAX4589 on PC boards with a buried ground plane, connect the GND pins to the ground plane with a separate via. Do not share this via with any other ground path. Providing a ground via on both sides of the SMT land further enhances the off-isolation by lowering the parasitic inductance. With the DIP package, connect the through-holes directly to the buried plane or thermally relieve them, as required, to meet manufacturability requirements. Again, do not use these through-hole pads as the current path for any other components.

Bypass the V+ and V- pins to the ground plane with surface-mount  $0.1\mu F$  capacitors. Locate these capacitors as close as possible to the pins on the same side of the board as the device. Do not use feedthroughs or vias for bypass capacitors. If board layout dictates that the bypass capacitors are mounted on the opposite side of the PC board, use short feedthroughs or vias, directly under the V+ and V- pins. Use multiple vias if possible. If V- = GND, connect it directly to the ground plane with solid copper. Keep all traces short.

#### Signal Routing

Keep all signal traces as short as possible. Separate all signal traces from each other, and keep them away from any other traces that could induce interference. Separating the signal traces with generously sized ground wires also helps minimize interference. Routing signals via coaxial cable, terminated as close to the MAX4589 as possible, provides the highest isolation.

#### **Board Layout**

IC sockets degrade high-frequency performance and are not recommended if signal bandwidth exceeds 5MHz. Surface-mount parts, having shorter internal lead frames, provide the best high-frequency performance. Keep all bypass capacitors close to the device, and separate all signal leads with ground planes. Use

vias to connect the ground planes on each side of the board. Logic-level signal routing is not critical.

#### Impedance Matching

The MAX4589 is intended for use in  $75\Omega$  systems, where the inputs are terminated external to the IC and the COM terminals are connected to an impedance of  $600\Omega$  or higher. The MAX4589 operates in  $50\Omega$  and  $75\Omega$  systems with terminations through the IC. However, variations in on-resistance and on-resistance flatness cause nonlinearities.

#### Crosstalk and Off-Isolation

The graphs shown in the *Typical Operating Characteristics* for crosstalk and off-isolation are taken on adjacent channels. The adjacent channel is the worst-case condition. For example, NO1 has the worst off-isolation to COM1 due to its close proximity. Choosing channels wisely necessitates separating the most sensitive channels from the most offensive. Conversely, the above information also applies to the NO3 and NO4 inputs to the COM2 pin.

#### Power-On Reset (POR)

The MAX4589 has internal circuitry to guarantee that all switches are off on power-up (POR). This is equivalent to the state resulting from asserting RS during normal operation.

#### Serial Operation

The serial mode is activated by driving the SER/PAR input pin to a logic high. The data is then entered using

a 4-bit SPI/MICROWIRE write operation. Systems that must write longer data streams can ignore all but the last four bits. Refer to Figure 7 for a detailed diagram of the serial-interface logic. The first bit loaded is A0, then A1, then an unused bit, followed by the disable bit.

There are four flip-flops in the input shift register. The output of the 4th shift register is output on DOUT on the rising edge of A1/SCLK. This allows cascading of multiple MAX4589s using only one chip-select line. For example, one 16-bit write programs the shift registers of four cascaded MAX4589s. The data from the shift register is moved to the internal control latches only upon the rising edge of  $\overline{CS}$ , so all four MAX4589s change state simultaneously.  $\overline{RS}$  has the same effect as the internal power-on reset (POR) signal. The POR state is A0 = A1 = 0 and disable = 1.

In serial mode,  $2/\overline{4}$  is not used. Connect it to GND or VL; do not leave  $2/\overline{4}$  unconnected.

#### Parallel Operation

The parallel mode is activated by driving SER/PAR to a logic low. The MAX4589 is then programmed by a latched parallel bus scheme. Refer to Figure 6 for a detailed diagram of the parallel-interface logic. If  $2/\overline{4}$  is high, A1 is disabled and the MAX4589 is configured as a dual 1-of-2 multiplexer. If  $2/\overline{4}$  is low, the MAX4589 is configured as a 1-of-4 multiplexer. It is best to hard-wire  $2/\overline{4}$  to a known state for the desired mode of operation, or to use a dedicated microcontroller port pin.

**Truth Tables** 

### **Parallel Operation**

SER/PAR	<b>A</b> 1	Α0	EN	ĪĒ.	RS	2/4	SWITCH STATES
0	Х	Х	Х	1	1	Х	Maintain previous state.
Х	Х	Х	Х	Х	0	Х	All switches off, latches are cleared.
1	Х	Х	Х	Х	1	Х	Serial Mode. Refer to Serial Operation Truth Table.
0	Х	Х	0	0	1	Х	All switches off.
0	0	0	1	0	1	0	Connect NO1 to COM1
0	0	1	1	0	1	0	Connect NO2 to COM1
0	1	0	1	0	1	0	Connect NO3 to COM2
0	1	1	1	0	1	0	Connect NO4 to COM2
0	Х	0	1	0	1	1	Connect NO1 to COM1and NO3 to COM2
0	Х	1	1	0	1	1	Connect NO2 to COM1and NO4 to COM2

x = Don't Care.

**Note:** 2/4 is not latched when  $\overline{LE}$  is high. When  $\overline{LE}$  is low, all latches are transparent. A1, A0 and EN are latched. Connect COM1 to COM2 externally for 1-of-4 single-ended operation.

### **Serial Operation**

SER/PAR	CS	SCLK	DIN	EN	RS	DOUT	SWITCH STATES
1	Х	Х	Х	Х	0	0	All switches off, latches and shift register are cleared. This is the Power-On Reset (POR) state.
0	Х	Х	Х	Х	Х	High-Z	Parallel Mode. Refer to Parallel Operation Truth Table.
1	Х	Х	Х	0	1	*	All switches off.
1	1	Х	Х	1	1	*	Chip unselected.
1	0	7	Х	1	1	*	Input shift register loads one bit from DIN. DOUT updates on rising edge of SCLK.
1	7	Х	Х	1	1	*	Contents of shift register transferred to control latches.

x = Don't Care.

<sup>\*</sup>DOUT is delayed by 4 clock cycles from DIN.

Truth Tables (continued)

## Control Bit and 2/4 Logic

DISABLE BIT	BIT 3	A1 BIT	A0 BIT	2/4 PIN	SWITCH STATES
1	Х	Х	Х	Х	All switches off.
0	Х	0	0	0	Connects NO1 to COM1
0	Х	0	1	0	Connects NO2 to COM1
0	Х	1	0	0	Connects NO3 to COM2
0	Х	1	1	0	Connects NO4 to COM2
0	Х	Х	0	1	Connects NO1 to COM1 and NO3 to COM2
0	Х	Х	1	1	Connects NO2 to COM1 and NO4 to COM2


x = Don't Care.


**Note:** A0, A1, BIT 3, and DISABLE are the 4 bits latched into the MAX4589 with a MICROWIRE/SPI write, respectively. A0 is the LSB (first bit clocked in), BIT 3 is not used, and DISABLE is the MSB (last bit clocked in).

\_\_\_\_\_Chip Information


**TRANSISTOR COUNT: 853** 

## Package Information





Package Information (continued)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

20 \_\_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## Maxim Integrated:

```
        MAX4589CAP+
        MAX4464EUK+T
        MAX4464EXK+T
        MAX4470EUK+T
        MAX4470EXK+T
        MAX4471EKA+T

        MAX4471ESA+
        MAX4472ESD+
        MAX4472ESD+T
        MAX4472EUD+
        MAX4472EUD+T

        MAX4474EKA+T
        MAX4474ESA+
        MAX4474EUA+
        MAX4474EUA+T
        MAX4470EBE+T

        MAX4410EUD+
        MAX4410EUD+T
        MAX4470EWT+T
        MAX4472ESD
        MAX4472ESD-T
        MAX4472EUD
        MAX4472EUD-T

        T
```