Table of Contents

NO

 $\overline{}$

1.1 Device Comparison

The MCF51EM256 series is summarized in Table 1.

Table 1. MCF51EM256 Series Features by MCU and Package

Table 1. MCF51EM256 Series Features by MCU and Package (continued)

 $\overline{1}$ Each differential channel is comprised of 2 pin inputs

² RGPIO is muxed with standard Port I/O

³ Port I/O count does not include the ouput only PTC2/BKGD/MS.

⁴ IRTC crystal input and possible crystal input to the ICS module

⁵ Main external crystal input for the ICS module

1.2 Block Diagram

Figure 1 shows the connections between the MCF51EM256 series pins and modules.

² PRACMP1 has two less available inputs on the 80-pin devices.

Figure 1. MCF51EM256 Series Block Diagram

1.3 Features

Table 2 describes the functional units of the MCF51EM256 series.

Table 2. MCF51EM256 Series Functional Units (continued)

1.3.1 Feature List

- 32-bit ColdFire V1 central processor unit (CPU)
	- Up to 50.33 MHz ColdFire CPU from 3.6 V to 2.5 V and 20 MHz CPU at 3.6 V to 1.8 V across temperature range of -40 °C to 85 °C
	- ColdFire instruction set revision C (ISA_C) plus MAC
	- $-$ 32-bit multiply and accumulate (MAC) optimized for $16\times16\pm32$ operations; supports signed or unsigned integer or signed fractional inputs
- On-chip memory
	- MCF51EM256/128 series support two independent flash arrays; read/program/erase over full operating voltage and temperature; allows interrupt processing while programming for robust program updates
	- Random-access memory (RAM)
	- Security circuitry to prevent unathorized access to RAM and Flash contents
- Power-saving modes
	- Two ultra-low power stop modes
	- New low-power run and low-power wait modes
	- Reduced power wait mode
	- Peripheral clock enable register can disable clocks to unused modules, thereby reducing currents
	- Ultra-low power independent real time clock with calendar features (IRTC); runs in all MCU modes; external clock source with trim capabilities; independent voltage source runs IRTC when MCU is powered-down; tamper detection and indicator; battery monitor output to ADC; unaffected by MCU resets
	- Ultra-low power external oscillator that can be used in stop modes to provide accurate clock source to IRTC, ICS and LCD

- 6 μs typical wakeup time from stop3 mode
- Clock source options
	- Two independent oscillators (XOSC1 and XOSC2) loop-control Pierce oscillator; 32.768 kHz crystal or ceramic resonator. XOSC1 nominally supports the independent real time clock, and can be powered by a separate battery backup. XOSC2 is the primary external clock source for the ICS
	- Internal clock source (ICS) internal clock source module containing a frequency-locked-loop (FLL) controlled by internal or external reference (XOSC1 or XOSC2); precision trimming of internal reference allowing 0.2% resolution and typical 0.5% to –1% deviation over temperature and voltage; supporting CPU frequencies from 4 kHz to 50 MHz
- System protection
	- Watchdog computer operating properly (COP) reset with option to run from dedicated 1 kHz internal clock source or bus clock
	- Low voltage detection with reset or interrupt; selectable trip points; seperate low voltage warning with optional interrupt; selectable trip points
	- Illegal opcode and illegal address detection with reset
	- Flash block protection for each array to prevent accidental write/erasure
	- Hardware CRC module to support fast cyclic redundancy checks
- Development support
	- Integrated ColdFire DEBUG Rev B+ interface with single wire BDM connection supports same electrical interface used by the S08 family debug modules
	- Real-time debug support with six hardware breakpoints (4 PC, 1 address and 1 data)
	- On-chip trace buffer provides programmable start/stop recording conditions
- Peripherals
	- **ADC16** 4 analog-to-digital converters; the 100 pin version of the device has 1 dedicated differential channel and 1 dedicated single-ended channel per ADC, along with 3 muxed single-ended channels per ADC. The ADCs have 16-bit resolution, range compare function, 1.7 mV ^oC temperature sensor, internal bandgap reference channel, operate in stop3 and are fully functional from 3.6 V to 1.8 V
	- **PDB** Programmable delay block with 16-bit counter and modulus and 3-bit prescaler; 8 trigger outputs for ADC16 modules (2 per ADC); provides periodic coordination of ADC sampling sequence with programmable sequence completion interrupt
	- **IRTC** Ultra-low power independent real time clock with calendar features (IRTC); runs in all MCU modes; external clock source with trim capabilities (XOSC1); independent voltage source runs IRTC when MCU is powered-down; tamper detection and indicator; battery monitor output to ADC; unaffected by MCU resets
	- **PRACMPx** Two analog comparators with selectable interrupt on rising, falling, or either edge of comparator output; compare option to programmable internal reference voltage; operation in stop3
	- **LCD** up to 288 segments (8×36) ; 160 segments (4×40) ; internal charge pump and option to provide internal reference voltage that can be trimmed for contrast control; flexible

front-plane/backplane pin assignments; operation in all low power modes with blink functionality

- **SCIx** Three serial communications interface modules with optional 13-bit break; option to connect Rx input to PRACMP output on SCI1 and SCI2; high current drive on Tx on SCI1 and SCI2; wakeup from stop3 on Rx edge. SCI1 and SCI2 Tx pins can be modulated with timer outputs for use with IR interfaces
- **SPIx—** Two serial peripheral interfaces (SPI2, SPI3) with full-duplex or single-wire bidirectional; double-buffered transmit and receive; master or slave mode; MSB-first or LSB-first shifting
- **SPI16** Serial peripheral interface (SPI1) with 32-bit FIFO buffer; 16-bit or 8-bit data transfers; full-duplex or single-wire bidirectional; double-buffered transmit and receive; master or slave mode; MSB-first or LSB-first shifting
- **IIC** Up to 100 kbps with maximum bus loading; multi-master operation; programmable slave address; interrupt driven byte-by-byte data transfer; supports broadcast mode and 10 bit addressing
- **MTIMx** Two 8-bit and one 16-bit modulo timers with 4-bit prescaler; overflow interrupt; external clock input/pulse accumulator
- **TPM** 2-channel Timer/PWM module; selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel; external clock input/pulse accumulator; can be used modulate SCI1 and SCI2 TX pins
- Input/output
	- up to 16 rapid GPIO and 48 standard GPIOs, including 1 output-only pin and 3 open-drain pins.
	- up to 16 keyboard interrupts with selectable polarity
	- Hysteresis and configurable pullup device on all input pins; configurable slew rate and drive strength on all output pins
- Package options
	- 100-pin LQFP, 80-pin LQFP

1.4 Part Numbers

Table 3. Orderable Part Number Summary

1.5 Pinouts and Packaging

1.5.1 Pinout: 80-Pin LQFP

Pins not available on the 80-pin LQFP are automatically disabled for reduced current consumption. No user interaction is needed. Software access to the functions on these pins will be ignored

[Figure 2](#page-9-2) shows the pinout of the 80-pin LQFP.

Figure 2. 80-Pin LQFP Pinout

1.5.2 Pinout: 100-Pin LQFP

[Figure 3](#page-10-1) shows the pinout configuration for the 100-pin LQFP. Pins which are blacked out do not have an equivalent pin on the 80-pin LQFP package.

Figure 3. 100-Pin LQFP Pinout

Table 4 shows the package pin assignments.

MCF51EM256 Series ColdFire Microcontroller Data Sheet, Rev.3

Table 4. MCF51EM256 Series Package Pin Assignments

100 LQFP	80 LQFP	Default Function	ALT1	ALT ₂	ALT3	Comment
87		LCD17				
88		LCD18				
89	—	LCD19				
90		LCD ₂₀				
91	71	LCD ₂₁				
92	72	LCD ₂₂				
93	73	LCD ₂₃				
94	74	LCD ₂₄				
95	75	V_{SS}				
96	76	VLL3				
97	77	VLL ₂				
98	78	VLL1				
99	79	VCAP2				
100	80	VCAP1				

Table 4. MCF51EM256 Series Package Pin Assignments (continued)

 1 These pins that are shared with the LCD are open-drain by default if not used as LCD pins. To configure this pins as full complementary drive outputs, you must have the LCD modules bits configured as follow: FCDEN =1, VSUPPLY = 11 and RVEN = 0. The Input levels and internal pullup resistors are referenced to VLL3. Referer to the LCD chapter for further information.

2 Electrical Characteristics

This section contains electrical specification tables and reference timing diagrams for the MCF51EM256/128 series microcontrollers, including detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications.

The electrical specifications are preliminary and are from previous designs or design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. These specifications will, however, be met for production silicon. Finalized specifications will be published after complete characterization and device qualifications have been completed.

NOTE

The parameters specified in this data sheet supersede any values found in the module specifications.

2.1 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 5. Parameter Classifications

T Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.

D Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

2.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in [Table 6](#page-15-1) may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}).

Rating	Symbol	Value	Unit
Supply voltage	V_{DD}	-0.3 to 4.0	v
Input voltage	V_{In}	-0.3 to V_{DD} + 0.3	v
Instantaneous maximum current Single pin limit (applies to all port pins except PTB1 and PTB3 $1, 2, 3$	חי	$+25$	mА
Instantaneous maximum current Single pin limit (applies to PTB1 and PTB3) ⁴ , ⁵ , ⁶	חי	$+50$	mA
Maximum current into V_{DD}	^I DD	120	mA
Storage temperature	$\mathsf{r}_{\mathsf{stg}}$	-55 to 150	∘∩

Table 6. Absolute Maximum Ratings

 $¹$ Input must be current limited to the value specified. To determine the value of the required</sup> current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

² All functional non-supply pins are internally clamped to V_{SS} and V_{DD} .

- 3 Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{In} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low which would reduce overall power consumption.
- ⁴ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.
- ⁵ All functional non-supply pins are internally clamped to V_{SS} and V_{DD} .
⁶ Power supply must maintain requisition within operating V_{DD} range du
- Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low which would reduce overall power consumption.

2.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and it is user-determined rather than being controlled by the MCU design. In order to take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T_A	-40 to 85	$^{\circ}C$
Maximum junction temperature	T_{JM}	95	°C
Thermal resistance $\frac{1,2,3,4}{\sqrt{1,2,3,4}}$			
100-pin LQFP			
1s 2s2p 80-pin LQFP	θ_{JA}	54 42	\degree C/W
1s 2s2p		55 42	

Table 7. Thermal Characteristics

 $¹$ Junction temperature is a function of die size, on-chip power dissipation, package thermal</sup> resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

- ² Junction to Ambient Natural Convection
- 3 1s $-$ Single layer board, one signal layer
- 2s2p Four layers board, two signal and two power layers

The average chip-junction temperature (T_I) in ${}^{\circ}C$ can be obtained from:

$$
T_J = T_A + (P_D \times \theta_{JA})
$$
 Eqn. 1

where:

 T_A = Ambient temperature, \degree C θ_{IA} = Package thermal resistance, junction-to-ambient, °C/W $P_D = P_{int} + P_{I/O}$ $P_{int} = I_{DD} \times V_{DD}$, Watts — chip internal power P_{UO} = Power dissipation on input and output pins — user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$
P_D = K \div (T_J + 273^\circ C)
$$
Eqn. 2

Solving [Equation 1](#page-17-1) and [Equation 2](#page-17-2) for K gives:

$$
K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (P_D)^2
$$
Eqn. 3

where K is a constant pertaining to the particular part. K can be determined from [Equation 3](#page-17-3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_I can be obtained by solving [Equation 1](#page-17-1) and [Equation 2](#page-17-2) iteratively for any value of T_A .

2.4 Electrostatic Discharge (ESD) Protection Characteristics

Although damage from static discharge is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with CDF-AEC-Q00 Stress Test Qualification for Automotive Grade Integrated Circuits. (http://www.aecouncil.com/) This device was qualified to AEC-Q100 Rev E.

A device is considered to have failed if, after exposure to ESD pulses, the device no longer meets the device specification requirements. Complete dc parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Model	Description	Symbol	Value	Unit
Human Body	Series Resistance	R1	1500	Ω
	Storage Capacitance	С	100	pF
	Number of Pulse per pin		3	
Machine	Series Resistance	R1	0	Ω
	Storage Capacitance	C	200	pF
	Number of Pulse per pin		3	
Latch-up	Minimum input voltage limit		-2.5	\mathcal{U}
	Maximum input voltage limit		7.5	v

Table 8. ESD and Latch-up Test Conditions

Num	Rating	Symbol	Min	Max	Unit
	Human Body Model (HBM)	V _{НВМ}	±2000		
2	Machine Model (MM)	V _{MM}	±200		
3	Charge Device Model (CDM)	$\rm v_{CDM}$	±500		
4	Latch-up Current at $T_A = 85$ °C	ILAT	±100		mA

Table 9. ESD and Latch-Up Protection Characteristics

2.5 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

Num	$\mathbf c$		Parameter	Symbol	Min	Typical ¹	Max	Unit
			Digital supply - 50 MHz operation	V _{DD}	2.5		3.6	
$\mathbf{1}$	P	Operating voltage	Digital supply ² - 20 MHz maximum operation	V_{DD}	1.8		3.6	\vee
$\overline{2}$	P	Analog supply			1.8		3.6	V
3	D	Battery supply		V _{BAT}	2.2	3	3.3	V
4	P		Bandgap voltage reference ³	V _{BG}	1.15	1.17	1.18	\vee
	C		PTA[7:0], PTB[7:0], PTC[2:0], PTE[6:0], low-drive strength. $V_{DD} \ge 1.8$ V, $I_{Load} = -0.6$ mA					
5	P	Output high voltage	PTA[7:0], PTB[7:0], PTC[2:0], PTE[6:0], high-drive strength. $V_{DD} \ge 2.7 V, I_{Load} = -10 mA$	V_{OH}	$V_{DD} - 0.5$			\vee
	$\mathsf C$		PTA[7:0], PTB[7:0], PTC[2:0], PTE[6:0], high-drive strength. $V_{DD} \ge 1.8 V, I_{Load} = -3 mA$					
	$\mathsf C$		PTC[7:3], PTD[7:0], PTE7, PTF[7:0], LCD35/CLKOUT, MOSI2, MISO2, SCK2, SS2, low drive strength. $VDD \ge 1.8$ V, $I_{Load} = -0.5$ mA		$V_{DD} - 0.5$			\vee
6	P	Output high voltage	PTC[7:3], PTD[7:0], PTE7, PTF[7:0], LCD35/CLKOUT, MOSI2, MISO2, SCK2, SS2, high-drive strength. $V_{DD} \ge 2.7$ V, $I_{Load} = -3$ mA	V_{OH}				
	C		PTC[7:3], PTD[7:0], PTE7, PTF[7:0], LCD35/CLKOUT, MOSI2, MISO2, SCK2, SS2, high-drive strength. $V_{DD} \ge 1.8$ V, $I_{Load} = -1$ mA					
$\overline{7}$	D	Output high current	Max total I_{OH} for all ports	I _{OHT}			100	mA

Table 10. DC Characteristics

Electrical Characteristics

Table 10. DC Characteristics (continued)

¹ Typical values are based on characterization data at 25 $^{\circ}$ C unless otherwise stated.

² Switch to lower frequency when the low-voltage interrupt asserts (V_{LVDH}).
³ Eactory trimmed at V_{DD} = 3.0 V Temp = 25°C

³ Factory trimmed at $V_{DD} = 3.0$ V, Temp = 25°C
⁴ Measured with V_L = V_{DP} or Vec

⁴ Measured with $V_{In} = V_{DD}$ or V_{SS} .
⁵ Measured with $V_{1} = V_{SS}$

⁵ Measured with $V_{In} = V_{SS}$.
⁶ Measured with $V_{II} = V_{DD}$.

⁶ Measured with $V_{In} = V_{DD}$.
⁷ Power supply must maints

Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

⁸ All functional non-supply pins are internally clamped to V_{SS} and V_{DD} .
⁹ Junut must be current limited to the value specified. To determine the

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

¹⁰ The $\overline{\text{RESET}}$ pin does not have a clamp diode to V_{DD} . Do not drive this pin above V_{DD} .

Figure 4. Pullup and Pulldown Typical Resistor Values

Figure 6. Typical Low-Side Driver (Sink) Characteristics — **High Drive (PTxDSn = 1)**

Figure 7. Typical High-Side (Source) Characteristics — **Low Drive (PTxDSn = 0)**

Figure 8. Typical High-Side (Source) Characteristics — **High Drive (PTxDSn = 1)**

2.6 Supply Current Characteristics

Figure 9. Typical Run I_{DD} for FBE and FEI, I_{DD} vs. V_{DD} **(All Modules Enabled)**

 $\overline{}$

Electrical Characteristics

 $\overline{1}$ Typicals are measured at 25 °C.

² Values given under the following conditions: low range operation (RANGE = 0), low power mode (HGO = 0).

 3 This is the current consumed when the IRTC is being powered by the V_{BAT} .

⁴ The IRTC power source depends on the MCU configuration and V_{DD} voltage level. Refer to reference manual for further information.

⁵ The IRTC current consumption includes the IRTC XOSC1.

2.7 Analog Comparator (PRACMP) Electricals

Table 12. PRACMP Electrical Specifications

2.8 ADC Characteristics

These specs all assume seperate V_{DDAD} supply for ADC and isolated pad segment for ADC supplies and differential inputs. Spec's should be de-rated for $V_{REFH} = V_{bg}$ condition.

Num	Charact eristic	Conditions	Symb	Min	Typ ¹	Max	Unit	Comment
		Absolute	V_{DDA}	1.8		3.6	V	
$\overline{2}$	Supply voltage	Delta to V_{DD} (V_{DD} - V_{DDA}) ²	ΔV_{DDA}	-100	0	100	mV	
3	Ground voltage	Delta to V_{SS} (V_{SS} - V_{SSA}) ²	ΔV_{SSA}	-100	0	100	mV	
$\overline{4}$	Ref Voltage High		VREFH	1.15	V_{DDA}	V_{DDA}	٧	

Table 13. 16-bit ADC Operating Conditions

Table 13. 16-bit ADC Operating Conditions

¹ Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² DC potential difference.

Table 14. 16-bit ADC Characteristics full operating range(V_{REFH} = V_{DDAD} > 1.8, V_{REFL} = V_{SSAD}, F_{ADCK} \leq 8MHz)

Table 14. 16-bit ADC Characteristics full operating range(V_{REFH} = V_{DDAD} > 1.8, V_{REFL} = V_{SSAD}, F_{ADCK} \leq 8MHz)

Table 14. 16-bit ADC Characteristics full operating range(V_{REFH} = V_{DDAD} > 1.8, V_{REFL} = V_{SSAD}, F_{ADCK} \leq 8MHz)

- ¹ All accuracy numbers assume the ADC is calibrated with $V_{REFH} = V_{DDAD}$
- 2 Typical values assume V_{DDAD} = 3.0V, Temp = 25°C, f_{ADCK} = 2.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- $3 \t1 LSB = (V_{REFH} V_{REFL})/2^N$

Table 15. 16-bit ADC Characteristics(V_{REFH} = V_{DDAD} \geq 2.7V, V_{REFL} = V_{SSAD}, F_{ADCK} \leq 4MHz, ADHSC=1)

Table 15. 16-bit ADC Characteristics($V_{REFH} = V_{DDAD} \ge 2.7V$, $V_{REFL} = V_{SSAD}$, $F_{ADCK} \le 4MHz$, ADHSC=1)

 $\frac{1}{1}$ All accuracy numbers assume the ADC is calibrated with $V_{REFH} = V_{DDAD}$

 2 Typical values assume V_{DDAD} = 3.0 V, Temp = 25 °C, f_{ADCK}=2.0MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

 3 1 LSB = (V_{REFH}-V_{REFL})/2^N

2.9 External Oscillator (XOSC) Characteristics

Reference [Figure 11](#page-33-1) and [Figure 12](#page-33-2) for crystal or resonator circuits. XOSC1 operates only in low power low range mode. XOSC2 operates in all the power and range modes.

Num	C	Characteristic	Symbol	Min	Typ ¹	Max	Unit
1	C	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range $(RANGE = 0)$ High range (RANGE = 1), high gain (HGO = 1) High range (RANGE = 1), low power (HGO = 0)	$f_{\rm lo}$ f _{hi} f_{hi}	32 1 1		38.4 16 8	kHz MHz MHz
$\overline{2}$	D	Load capacitors Low range (RANGE=0), low power (HGO = 0) Other oscillator settings	C_1 _{C₂}		See Note ² See Note ³		
3	D	Feedback resistor Low range, low power (RANGE = 0, HGO = $0)^2$ Low range, high gain (RANGE = 0 , HGO = 1) High range (RANGE = 1, HGO = X)	R_F		10 1		$M\Omega$
4	D	Series resistor - Low range, low power (RANGE = 0, HGO = 0^2) Low range, high gain (RANGE = 0 , HGO = 1) High range, low power (RANGE = 1 , HGO = 0) High range, high gain (RANGE = 1 , HGO = 1) ≥ 8 MHz 4 MHz 1 MHz	$R_{\rm S}$		$\mathbf 0$ 100 0 0 Ω	$\mathbf 0$ 10 20	$k\Omega$
5	T	Crystal start-up time ⁴ Low range, low power Low range, high power High range, low power High range, high power	t CSTL t CSTH		600 400 5 15		ms
6	D	Square wave input clock frequency (EREFS = 0 , ERCLKEN = 1) FEE mode FBE or FBELP mode	f _{extal}	0.03125 0		50.33 50.33	MHz MHz

Table 16. XOSC Specifications (Temperature Range = –40 to 85 °**C Ambient)**

¹ Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

² Load capacitors (C₁,C₂), feedback resistor (R_F) and series resistor (R_S) are incorporated internally when RANGE = HGO = 0.

³ See crystal or resonator manufacturer's recommendation.

⁴ Proper PC board layout procedures must be followed to achieve specifications.

Figure 12. Typical Crystal or Resonator Circuit: Low Range/Low Gain

2.10 Internal Clock Source (ICS) Characteristics

Table 17. ICS Frequency Specifications (Temperature Range = –40 to 85 °**C Ambient)**

Num	C		Characteristic	Symbol	Min	Typical ¹	Max	Unit
	P	Average internal reference frequency - factory trimmed at V_{DD} = 3.6 V and temperature = 25 °C		f_{int_ft}		32.768		kHz
2	P	Internal reference frequency — user trimmed		$\mathsf{f}_{\mathsf{int_ut}}$	31.25		39.06	kHz
3	т	Internal reference start-up time		^t IRST		60	100	μS
	P	DCO output frequency range — trimmed 2	Low range $(DRS = 00)$	$\mathsf{f}_{\mathsf{dco_u}}$	16		20	MHz
4	C		Mid range (DRS = 01)		32		40	
	P		High range (DRS = 10)		48		60	
	P	DCO output frequency ²	Low range $(DRS = 00)$			19.92		
5	P	Reference = 32768 Hz	Mid range (DRS = 01)	t _{dco} _DMX32		39.85		MHz
	P	and $DMX32 = 1$	High range ($DRS = 10$)			59.77		
6	C	Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)		$\Delta f_{\text{dco_res_t}}$		±0.1	±0.2	$%f_{dco}$
$\overline{7}$	C	Resolution of trimmed DCO output frequency at fixed voltage and temperature (not using FTRIM)		$\Delta f_{\text{dco_res_t}}$		± 0.2	±0.4	$%f_{dco}$

Num	C	Characteristic	Symbol	Min	Typical ¹	Max	Unit
8		Total deviation of trimmed DCO output frequency over voltage and temperature	$\Delta f_{\text{dco_t}}$		0.5 -1.0	$+2$	$%f_{\rm dco}$
9		Total deviation of trimmed DCO output frequency over fixed voltage and temperature range of 0 °C to 70 °C	$\Delta f_{\text{dCO}_{-}}$ t		±0.5	±1	$%f_{dco}$
10	С	FLL acquisition time 3	^L Acquire				ms
11	С	Long term jitter of DCO output clock (averaged over 2 ms $interval)^4$	C_{Jitter}		0.02	0.2	$%f_{dco}$

Table 17. ICS Frequency Specifications (Temperature Range = –40 to 85 °**C Ambient) (continued)**

¹ Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

 2 The resulting bus clock frequency should not exceed the maximum specified bus clock frequency of the device.

 3 This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

 4 Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{Bus}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.

Figure 13. Deviation of DCO Output from Trimmed Frequency (50.33 MHz, 3.0 V)

Figure 14. Deviation of DCO Output from Trimmed Frequency (50.33 MHz, 25 °**C)**

2.11 LCD Specifications

N	C	Characteristic	Symbol	Min	Typical	Max	Unit
	D	LCD frame frequency	[†] Frame	28	30	58	Hz
$\overline{2}$	D	LCD charge pump capacitance	C_{LCD}		100	100	nF
3	D	LCD bypass capacitance	$\mathrm{C}_{\text{BYLCD}}$		100	100	nF
4	D	LCD glass capacitance	C_{glass}		2000	8000	pF
5		$HRefSel = 0$.89	1.00	1.15	\vee
6	D	VIREG $HRefSel = 1$	VIREG	1.49	1.67	1.85 ¹	
7	D	V_{IBFG} trim resolution	Δ RTRIM	1.5			$\%$ V_{IREG}
8	D	$HRefSel = 0$ V_{IREG} ripple				0.1	\vee
		$HRefSel = 1$				0.15	
9	D	$RVEN = 1$ V _{IREG} current adder	VIREG		1^2		μ A
10	D	V_{LCD} buffered adder ³	^I Buff				μA

Table 18. LCD Electricals, 3 V Glass

 $\frac{1}{1}$ V_{IREG} Max can not exceed V_{DD} – 0.15 V

 2^{2} 2000 pF Load LCD, frame frequency = 32 Hz

 3 VSUPPLY = 10, BYPASS = 0

2.12 AC Characteristics

This section describes AC timing characteristics for each peripheral system.

2.12.1 Control Timing

Table 19. Control Timing

¹ Typical values are based on characterization data at $V_{DD} = 5.0$ V, 25 °C unless otherwise stated.

² This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

 3 This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

⁴ Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range –40 °C to 105 °C.

Figure 15. Reset Timing

Figure 16. IRQ/KBIPx Timing

2.12.2 Timer (TPM/FTM) Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

No.	С	Function	Symbol	Min	Max	Unit
	D	External clock frequency	t TCLK		$f_{\rm Bus}$ /4	Hz
\overline{c}	D	External clock period	^t TCLK	4		t_{CVC}
3	D	External clock high time	t _{clkh}	1.5		L _{CVC}
4	D	External clock low time	t_{c lkl	1.5		L _{CVC}
5	D	Input capture pulse width	t _{ICPW}	1.5		L _{CVC}

Table 20. TPM Input Timing

Figure 17. Timer External Clock

Figure 18. Timer Input Capture Pulse

2.13 VREF Characteristics

Table 21. VREF Electrical Specifications

2.14 SPI Characteristics

[Table 22](#page-39-0) and [Figure 19](#page-40-0) through [Figure 22](#page-41-1) describe the timing requirements for the SPI system.

 1 The performance of SPI2 depends on the configuration of power supply of the LCD pins. When the LCD pins are configured with full complementary drive enabled (FCDEN = 1, VSUPPLY = 11 and RVEN = 0), and VLL3 is driven with external VDD, the SPI2 can operate at the max performance as the above table. When the internal LCD charge pump is used to power the LCD pins, the SPI2 is configured with open-drain outputs. Its performance depends on the value of the external pullup resistor implemented, and the max operating frequency must be limited to 1 MHz.

 2 SPI3 has open-drain outputs and its performance depends on the value of the external pullup resistor implemented.

³ Refer to [Figure 19](#page-40-0) through [Figure 22](#page-41-1)**.**

- ⁴ All timing is shown with respect to 20% V_{DD} and 70% V_{DD}, unless noted; 100 pF load on all SPI pins. All timing assumes slew rate control disabled and high drive strength enabled for SPI output pins.
- ⁵ Time to data active from high-impedance state.
- ⁶ Hold time to high-impedance state.

NOTES:

1. \overline{SS} output mode (MODFEN = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

NOTES:

1. \overline{SS} output mode (MODFEN = 1, SSOE = 1).

2. LSBF = $0.$ For LSBF = 1 , bit order is LSB, bit $1, \ldots$, bit $6, MSB$.

Figure 20. SPI Master Timing (CPHA = 1)

1. Not defined but normally MSB of character just received

2.15 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory section of the *MCF51EM256 Series ColdFire Microcontroller Reference Manual*.

Table 23. Flash Characteristics

The frequency of this clock is controlled by a software setting.

² These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

 3 The program and erase currents are additional to the standard run I_{DD} . These values are measured at room temperatures with V_{DD} = 3.0 V, bus frequency = 4.0 MHz.

- ⁴ **Typical endurance for flash** was evaluated for this product family on the HC9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory*.
- ⁵ **Typical data retention** values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, *Typical Data Retention for Nonvolatile Memory.*

2.16 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

2.16.1 Radiated Emissions

Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (North and East). For more detailed information concerning the evaluation results, conditions and setup, please refer to the EMC Evaluation Report for this device.

- **3 Mechanical Outline Drawings**
- **3.1 80-pin LQFP Package**

NO

3.2 100-pin LQFP Package

NO

4 Revision History

Table 24. Revision History

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. **Headquarters** ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2008-2009. All rights reserved.

MCF51EM256 Rev.3 8/2010

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[NXP](https://www.mouser.com/nxp-semiconductors):

[MCF51EM128CLK](https://www.mouser.com/access/?pn=MCF51EM128CLK) [MCF51EM128CLL](https://www.mouser.com/access/?pn=MCF51EM128CLL) [MCF51EM256CLK](https://www.mouser.com/access/?pn=MCF51EM256CLK) [MCF51EM256CLL](https://www.mouser.com/access/?pn=MCF51EM256CLL)