
Truth Table

Inj	outs		Outputs			
Clear	Α	В	Q	Q		
L	Х	Χ	L	Н		
X	Н	Х	L	Н		
X	Х	L	L	Н		
Н	L	1	л	7.5		
Н	\downarrow	Н	л	ъ		
\uparrow	L	Н	л.	v		

- H = HIGH Level
 L = LOW Level
 ↑ = Transition from LOW-to-HIGH
 ↓ = Transition from HIGH-to-LOW
 ⊥ = One HIGH Level Pulse
 □ = One LOW Level Pulse
 X = Irrelevant

Logic Diagram



Absolute Maximum Ratings(Note 1)

(Note 2)

Supply Voltage (V _{CC})	-0.5V to $+7.0V$
DC Input Voltage (V _{IN})	$-1.5V$ to $V_{CC} + 1.5V$
DC Output Voltage (V _{OUT})	$-0.5V$ to V_{CC} $+0.5V$
Clamp Diode Current (I _{IK} , I _{OK})	±20 mA
DC Output Current, per pin (I _{OUT})	±25 mA
DC V_{CC} or GND Current, per pin (I_{CC})	±50 mA
Storage Temperature Range (T _{STG})	-65°C to +150°C
Power Dissipation (P _D)	
(Note 3)	600 mW
S.O. Package only	500 mW
Lead Temperature (T _L)	

Recommended Operating Conditions

	Min	Max	Units		
Supply Voltage (V _{CC})	2	6	V		
DC Input or Output Voltage	0	V_{CC}	V		
(V_{IN}, V_{OUT})					
Operating Temperature Range (T _A)	-40	+85	°C		
Input Rise or Fall Times					
(Clear Input)					
(t_r, t_f) $V_{CC} = 2.0V$		1000	ns		
$V_{CC} = 4.5V$		500	ns		
$V_{CC} = 6.0V$		400	ns		

Note 1: Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation Temperature Derating: Plastic "N" Package: –
12mW/°C from 65°C to 85°C

DC Electrical Characteristics (Note 4)

(Soldering 10 seconds)

Symbol	Parameter	Conditions	V _{CC}	T _A = 25°C		$T_A = -40 \text{ to } 85^{\circ}\text{C}$ $T_A = -55 \text{ to } 125^{\circ}\text{C}$		Units
Symbol	Parameter	Conditions	VCC	Тур		Guaranteed Limits		
V _{IH}	Minimum HIGH Level Input		2.0V		1.5	1.5	1.5	V
	Voltage		4.5V		3.15	3.15	3.15	V
			6.0V		4.2	4.2	4.2	V
V _{IL}	Maximum LOW Level Input		2.0V		0.3	0.3	0.3	V
	Voltage		4.5V		0.9	0.9	0.9	V
			6.0V		1.2	1.2	1.2	V
V _{OH}	Minimum HIGH Level	$V_{IN} = V_{IH}$ or V_{IL}						
	Output Voltage	$ I_{OUT} \le 20 \ \mu A$	2.0V	2.0	1.9	1.9	1.9	V
			4.5V	4.5	4.4	4.4	4.4	V
			6.0V	6.0	5.9	5.9	5.9	V
		$V_{IN} = V_{IH}$ or V_{IL}						V
		$ I_{OUT} \le 4.0 \text{ mA}$	4.5V	4.2	3.98	3.84	3.7	V
		$ I_{OUT} \le 5.2 \text{ mA}$	6.0V	5.7	5.48	5.34	5.2	V
V _{OL}	Maximum LOW Level	$V_{IN} = V_{IH}$ or V_{IL}						
	Output Voltage	$ I_{OUT} \le 20 \ \mu A$	2.0V	0	0.1	0.1	0.1	V
			4.5V	0	0.1	0.1	0.1	V
			6.0V	0	0.1	0.1	0.1	V
		$V_{IN} = V_{IH}$ or V_{IL}						V
		$ I_{OUT} \le 4 \text{ mA}$	4.5V	0.2	0.26	0.33	0.4	V
		$ I_{OUT} \le 5.2 \text{ mA}$	6.0V	0.2	0.26	0.33	0.4	V
I _{IN}	Maximum Input Current	$V_{IN} = V_{CC}$ or GND	6.0V		±0.5	±5.0	±5.0	μΑ
	(Pins 7, 15)							
I _{IN}	Maximum Input Current	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	±1.0	μΑ
	(all other pins)							
I _{CC}	Maximum Quiescent Supply	$V_{IN} = V_{CC}$ or GND	6.0V		8.0	80	160	μΑ
	Current (standby)	$I_{OUT} = 0 \mu A$						
I _{CC}	Maximum Active Supply	V _{IN} = V _{CC} or GND	2.0V	36	80	110	130	μΑ
	Current (per	$R/C_{EXT} = 0.5V_{CC}$	4.5V	0.33	1.0	1.3	1.6	mA
	monostable)		6.0V	0.7	2.0	2.6	3.2	mA

260°C

Note 4: For a power supply of 5V $\pm 10\%$ the worst-case output voltages (V_{OH} , V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst-case V_{IH} and V_{IL} occur at $V_{CC} = 5.5V$ and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst-case leakage current (I_{IN} , I_{CC} , and I_{OZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.

AC Electrical Characteristics

 $V_{CC} = 5V$, $T_A = 25^{\circ}C$, $C_L = 15$ pF, $t_r = t_f = 6$ ns

Symbol	Parameter	Conditions	Тур	Limit	Units
t _{PLH}	Maximum Trigger Propagation Delay		22	33	ns
	A, B or Clear to Q				
t _{PHL}	Maximum Trigger Propagation Delay		25	42	ns
	A, B or Clear to \overline{Q}				
t _{PHL}	Maximum Propagation Delay, Clear to Q		20	27	ns
t _{PLH}	Maximum Propagation Delay, Clear to $\overline{\mathbb{Q}}$		22	33	ns
t _W	Minimum Pulse Width, A, B or Clear		14	26	ns
t _{REM}	Minimum Clear Removal Time			0	ns
t _{WQ(MIN)}	Minimum Output Pulse Width	C _{EXT} = 28 pF	400		ns
		$R_{EXT} = 2 k\Omega$			
t _{WQ}	Output Pulse Width	C _{EXT} = 1000 pF	10		μs
		$R_{EXT} = 10 \text{ k}\Omega$			

AC Electrical Characteristics

 $C_L = 50 \ pF \ t_r = t_f = 6 \ ns$ (unless otherwise specified)

Symbol	Parameter	Conditions		v _{cc}	T _A = 25°C		T _A = -40 to 85°C	$T_A = -55$ to $125^{\circ}C$	Units
Symbol	Parameter				Тур	Typ Guaranteed Limits			Ullits
t _{PLH}	Maximum Trigger Propagation			2.0V	77	169	194	210	ns
	Delay, A, B or Clear to Q			4.5V	26	42	51	57	ns
				6.0V	21	32	39	44	ns
t _{PHL}	Maximum Trigger Propagation			2.0V	88	197	229	250	ns
	Delay, A, B or Clear to Q			4.5V	29	48	60	67	ns
				6.0V	24	38	46	51	ns
t _{PHL}	Maximum Propagation Delay			2.0V	54	114	132	143	ns
	Clear to Q			4.5V	23	34	41	45	ns
				6.0V	19	28	33	36	ns
t _{PLH}	Maximum Propagation Delay			2.0V	56	116	135	147	ns
	Clear to Q			4.5V	25	36	42	46	ns
				6.0V	20	29	34	37	ns
t _W	Minimum Pulse Width			2.0V	57	123	144	157	ns
	A, B, Clear			4.5V	17	30	37	42	ns
				6.0V	12	21	27	30	ns
t _{REM}	Minimum Clear			2.0V		0	0	0	ns
	Removal Time			4.5V		0	0	0	ns
				6.0V		0	0	0	ns
t _{TLH} , t _{THL}	Maximum Output			2.0V	30	75	95	110	ns
	Rise and Fall Time			4.5V	8	15	19	22	ns
				6.0V	7	13	16	19	ns
t _{WQ(MIN)}	Minimum Output	C _{EXT} = 28 pF		2.0V	1.5				μs
	Pulse Width	$R_{EXT} = 2 k\Omega$		4.5V	450				ns
		$R_{EXT} = 6 k\Omega (V_0$	_{CC} = 2V)	6.0V	380				ns
t _{WQ}	Output Pulse Width	$C_{EXT} = 0.1 \mu F$	Min	5.0V	1	0.9	0.86	0.85	ms
		$R_{EXT} = 10 \text{ k}\Omega$	Max	5.0V	1	1.1	1.14	1.15	ms
C _{IN}	Maximum Input				12	20	20	20	pF
	Capacitance (Pins 7 & 15)								
C _{IN}	Maximum Input				6	10	10	10	pF
	Capacitance (other inputs)								
C _{PD}	Power Dissipation	(Note 5)			70				pF
	Capacitance								

Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} \ V_{CC} 2 \ f + I_{CC} \ V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} \ V_{CC} \ f + I_{CC}$.

Theory of Operation A CLEAR R/CEXT POSITIVE EDGE TRIGGER FIGURE 1.

Trigger Operation

As shown in Figure 1 and the logic diagram, before an input trigger occurs, the one shot is in the quiescent state with the Q output LOW, and the timing capacitor C_{EXT} completely charged to V_{CC}. When the trigger input A goes from V_{CC} to GND (while inputs B and clear are held to V_{CC}) a valid trigger is recognized, which turns on comparator C1 and Nchannel transistor N11. At the same time the output latch is set. With transistor N1 on, the capacitor CEXT rapidly discharges toward GND until $V_{\mbox{\scriptsize REF1}}$ is reached. At this point the output of comparator C1 changes state and transistor N1 turns off. Comparator C1 then turns off while at the same time comparator C2 turns on. With transistor N1 off, the capacitor C_{EXT} begins to charge through the timing resistor, R_{EXT} , toward V_{CC} . When the voltage across C_{EXT} equals V_{REF2}, comparator C2 changes state causing the output latch to reset (Q goes LOW) while at the same time disabling comparator C2. This ends the timing cycle with the monostable in the quiescent state, waiting for the next trigger.

A valid trigger is also recognized when trigger input B goes from GND to V $_{CC}$ (while input A is at GND and input clear is at V $_{CC}$ 2). The MM74HC123A can also be triggered when clear goes from GND to V $_{CC}$ (while A is at GND and B is at V $_{CC}$ 6).

It should be noted that in the quiescent state C_{EXT} is fully charged to V_{CC} causing the current through resistor R_{EXT} to be zero. Both comparators are "off" with the total device current due only to reverse junction leakages. An added feature of the MM74HC123A is that the output latch is set via the input trigger without regard to the capacitor voltage. Thus, propagation delay from trigger to Q is independent of the value of C_{EXT} , R_{EXT} , or the duty cycle of the input waveform.

Retrigger Operation

The MM74HC123A is retriggered if a valid trigger occurs 3 followed by another trigger 4 before the Q output has returned to the quiescent (zero) state. Any retrigger, after the timing node voltage at the R/C_EXT pin has begun to rise from V_{REF1} , but has not yet reached V_{REF2} , will cause an increase in output pulse width T. When a valid retrigger is initiated 4, the voltage at the R/C_EXT pin will again drop to V_{REF1} before progressing along the RC charging curve toward V_{CC} . The Q output will remain HIGH until time T, after the last valid retrigger.

Because the trigger-control circuit flip-flop resets shortly after C_X has discharged to the reference voltage of the lower reference circuit, the minimum retrigger time, t_{rr} is a function of internal propagation delays and the discharge time of C_X :

$$t_{rr} \approx 20 + \frac{187}{V_{CC} - 0.7} + \frac{565 + (0.256\,V_{CC})\,C_X}{[V_{CC} - 0.7]^2}$$

Another removal/retrigger time occurs when a short clear pulse is used. Upon receipt of a clear, the one shot must charge the capacitor up to the upper trip point before the one shot is ready to receive the next trigger. This time is dependent on the capacitor used and is approximately:


$$t_{rr} = 196 + \frac{640}{V_{CC} - 0.7} + \frac{522 + (0.3 \, V_{CC}) \, C_X}{(V_{CC} - 0.7)^2} \, \text{ns}$$

Theory of Operation (Continued) Reset Operation


These one shots may be reset during the generation of the output pulse. In the reset mode of operation, an input pulse on clear sets the reset latch and causes the capacitor to be fast charged to $V_{\mbox{\footnotesize{CC}}}$ by turning on transistor Q1 5. When the voltage on the capacitor reaches $\mathsf{V}_{\mathsf{REF2}},$ the reset latch will clear and then be ready to accept another pulse. If the

clear input is held low, any trigger inputs that occur will be inhibited and the Q and Q outputs of the output latch will not change. Since the Q output is reset when an input low level is detected on the Clear input, the output pulse T can be made significantly shorter than the minimum pulse width specification.


Typical Output Pulse Width vs. **Timing Components**




Typical Distribution of Output




Typical 1ms Pulse Width Variation vs.




 $\label{eq:minimum_REXT} \mbox{Minimum R}_{\mbox{EXT}} \mbox{ vs.}$




Typical 1ms Pulse Width Variation vs.





Note: R and C are not subjected to temperature. The C is polypropylene






16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A







16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

onsemi:

MM74HC123AMX_NL MM74HC123AN MM74HC123AM MM74HC123AMX MM74HC123ASJ MM74HC123AMTC
MM74HC123AMTCX MM74HC123ASJX MM74HC123AN_Q MM74HC123AMTC_Q MM74HC123AM_Q