Contents

1   Block diagram & pins description

1.1   Block diagram

Figure 1.   Block Diagram

1.2   Pin Description

Figure 2.   Pin Connection

Table 1.   Pin description

Pin #	Pin Name	Function
1	ST	Self Test (Logic 0: normal mode; Logic 1: Self-test)
2	FS	Full Scale(Logic 0: 2g Full scale; Logic 1: 6g Full Scale)
3	GND	0V supply
4	Reserved	Leave unconnected
5	Reserved	Leave unconnected
6	Vouty	Output Voltage Y channel
7	Voutx	Output Voltage X channel
8	Vdd	Power supply

2 Mechanical and electrical specifications

2.1 Mechanical Characteristics

Table 2. **Mechanical Characteristics**[1]
(Temperature range -40°C to +85°C) All the parameters are specified @ Vdd =3.3V, T = 25°C unless otherwise noted

Symbol	Parameter	Test Condition	Min.	Typ.[2]	Max.	Unit
Ar	Acceleration Range[3]	FS pin connected to GND	±1.8	±2.0		g
		FS pin connected to Vdd	±5.4	±6.0		g
So	Sensitivity[4]	Full-scale = 2g	Vdd/5–10%	Vdd/5	Vdd/5+10%	V/g
		Full-scale = 6g	Vdd/15–10%	Vdd/15	Vdd/15+10%	V/g
SoDr	Sensitivity Change Vs Temperature	Delta from +25°C		±0.01		%/°C
Voff	Zero-g Level[4]	T = 25°C	Vdd/2-6%	Vdd/2	Vdd/2+6%	V
OffDr	Zero-g level Change Vs Temperature	Delta from +25°C		±0.2		mg/°C
NL	Non Linearity[5]	Best fit straight line Full-scale = 2g X, Y axis		±0.3	±1.5	%FS
CrossAx	Cross-Axis[6]			±2	±4	%FS
An	Acceleration Noise Density	Vdd=3.3V; Full-scale = 2g		30		$\mu g/\sqrt{Hz}$
Vt	Self test Output Voltage Change[7],[8],[9]	T = 25°C Vdd=3.3V Full-scale = 2g X axis	-20	-50	-100	mV
		T = 25°C Vdd=3.3V Full-scale = 2g Y axis	20	50	100	mV
Fres	Sensing Element Resonance Frequency[10]	all axes	2.0			kHz
Top	Operating Temperature Range		-40		+85	°C
Wh	Product Weight			0.08		gram

1. The product is factory calibrated at 3.3V. The device can be powered from 2.4V to 5.25V. Voff, So and Vt parameters will vary with supply voltage.

2. Typical specifications are not guaranteed.

3. Guaranteed by wafer level test and measurement of initial offset and sensitivity.

4. Zero-g level and sensitivity are essentially ratiometric to supply voltage.

5. Guaranteed by design.

6. Contribution to the measuring output of the inclination/acceleration along any perpendicular axis.

7. Self test "output voltage change" is defined as $Vout_{(Vst=Logic1)}$-$Vout_{(Vst=Logic0)}$

8. Self test "output voltage change" varies cubically with supply voltage.

9. When Full Scale is set to ±6g, "self test output voltage change" is one third of the corresponding ± 2g range.

10. Minimum resonance frequency Fres=2.0kHz. Sensor bandwidth=1/(2*π*110kΩ*Cload) with Cload>1nF.

2.2 Electrical characteristics

Table 3. **Electrical Characteristics**[1]
(Temperature range -40°C to +85°C) All the parameters are specified @ Vdd =3.3V T=25°C unless otherwise noted

Symbol	Parameter	Test Condition	Min.	Typ.[2]	Max.	Unit
Vdd	Supply Voltage		2.4	3.3	5.25	V
Idd	Supply Current	mean value		0.85	1.5	mA
Vst	Self Test Input	Logic 0 level	0		0.3*Vdd	V
		Logic 1 level	0.7*Vdd		Vdd	V
Vfs	Full Scale Input	Logic 0 level	0		0.3*Vdd	V
		Logic 1 level	0.7*Vdd		Vdd	V
Rout	Output Impedance		80	110	140	kΩ
Cload	Capacitive Load Drive[3]		1			nF
Top	Operating Temperature Range		-40		+85	°C

1. The product is factory calibrated at 3.3V

2. Typical specifications are not guaranteed

3. Minimum resonance frequency Fres=2.0kHz. Sensor bandwidth=1/(2*π*110kΩ*Cload) with Cload>1nF

2.3   Absolute maximum ratings

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 4.   Absolute maximum ratings

Symbol	Ratings	Maximum Value	Unit
Vdd	Supply voltage	-0.3 to 7	V
Vin	Input Voltage on Any Control pin (ST, FS)	-0.3 to Vdd +0.3	V
A_{POW}	Acceleration (Any axis, Powered, Vdd=3.3V)	3000g for 0.5 ms	
		10000g for 0.1 ms	
A_{UNP}	Acceleration (Any axis, Not powered)	3000g for 0.5 ms	
		10000g for 0.1 ms	
T_{STG}	Storage Temperature Range	-40 to +125	°C
ESD	Electrostatic Discharge Protection	2kV HBM	
		200V MM	
		1500V CDM	

This is a Mechanical Shock sensitive device, improper handling can cause permanent damages to the part

This is an ESD sensitive device, improper handling can cause permanent damages to the part

2.4   Terminology

Sensitivity describes the gain of the sensor and can be determined by applying 1g acceleration to it. As the sensor can measure DC accelerations this can be done easily by pointing the axis of interest towards the center of the earth, note the output value, rotate the sensor by 180 degrees (point to the sky) and note the output value again thus applying ±1g acceleration to the sensor. Subtracting the larger output value from the smaller one and dividing the result by 2 will give the actual sensitivity of the sensor. This value changes very little over temperature (see sensitivity change vs. temperature) and also very little over time. The Sensitivity Tolerance describes the range of Sensitivities of a large population of sensors.

Zero-g level describes the actual output signal if there is no acceleration present. A sensor in a steady state on a horizontal surface will measure 0g in X axis and 0g in Y axis. The output is ideally for a 3.3V powered sensor Vdd/2 = 1650mV. A deviation from ideal 0-g level (1650mV in this case) is called Zero-g offset. Offset of precise MEMS sensors is to some extend a result of stress to the sensor and therefore the offset can slightly change after mounting the sensor onto a printed circuit board or exposing it to extensive mechanical stress. Offset changes little over temperature - see "Zero-g level change vs. temperature" - the Zero-g level of an individual sensor is very stable over lifetime. The Zero-g level tolerance describes the range of Zero-g levels of a population of sensors.

Self Test allows to test the mechanical and electric part of the sensor, allowing the seismic mass to be moved by means of an electrostatic test-force. The Self Test function is off when the ST pin is connected to GND. When the ST pin is tied at Vdd an actuation force is applied to the sensor, simulating a definite input acceleration. In this case the sensor outputs will exhibit a voltage change in their DC levels which is related to the selected full scale and depending on the Supply Voltage through the device sensitivity. When ST is activated, the device output level is given by the algebraic sum of the signals produced by the acceleration acting on the sensor and by the electrostatic test-force. If the output signals change within the amplitude specified inside Table 2, than the sensor is working properly and the parameters of the interface chip are within the defined specification.

Output impedance describes the resistor inside the output stage of each channel. This resistor is part of a filter consisting of an external capacitor of at least 1nF and the internal resistor. Due to the high resistor level only small, inexpensive external capacitors are needed to generate low corner frequencies. When interfacing with an ADC it is important to use high input impedance input circuitries to avoid measurement errors. Note that the minimum load capacitance forms a corner frequency beyond the resonance frequency of the sensor. For a flat frequency response a corner frequency well below the resonance frequency is recommended. In general the smallest possible bandwidth for an particular application should be chosen to get the best results.

3 Functionality

The LIS2L06AL is a high performance, low-power, analog output 2-axis linear accelerometer packaged in a LGA package. The complete device includes a sensing element and an IC interface able to take the information from the sensing element and to provide an analog signal to the external world.

3.1 Sensing element

A proprietary process is used to create a surface micro-machined accelerometer. The technology allows to carry out suspended silicon structures which are attached to the substrate in a few points called anchors and are free to move in the direction of the sensed acceleration. To be compatible with the traditional packaging techniques a cap is placed on top of the sensing element to avoid blocking the moving parts during the moulding phase of the plastic encapsulation.

When an acceleration is applied to the sensor the proof mass displaces from its nominal position, causing an imbalance in the capacitive half-bridge. This imbalance is measured using charge integration in response to a voltage pulse applied to the sense capacitor.

At steady state the nominal value of the capacitors are few pF and when an acceleration is applied the maximum variation of the capacitive load is up to 100fF.

3.2 IC Interface

In order to increase robustness and immunity against external disturbances the complete signal processing chain uses a fully differential structure. The final stage converts the differential signal into a single-ended one to be compatible with the external world.

The signals of the sensing element are multiplexed and fed into a low-noise capacitive charge amplifier that implements a Correlated Double Sampling system (CDS) at its output to cancel the offset and the 1/f noise. The output signal is de-multiplexed and transferred to two different S&Hs, one for each channel and made available to the outside.

The low noise input amplifier operates at 200 kHz while the two S&Hs operate at a sampling frequency of 66 kHz. This allows a large oversampling ratio, which leads to in-band noise reduction and to an accurate output waveform.

All the analog parameters (Zero-g level, sensitivity and self-test) are ratiometric to the supply voltage. Increasing or decreasing the supply voltage, the sensitivity and the offset will increase or decrease almost linearly. The self test voltage change varies cubically with the supply voltage.

3.3 Factory calibration

The IC interface is factory calibrated for sensitivity (So) and Zero-g level (Voff).
The trimming values are stored inside the device by a non volatile structure. Any time the device is turned on, the trimming parameters are downloaded into the registers to be employed during the normal operation. This allows the user to employ the device without further calibration.

4 Application hints

Figure 3. LIS2L06AL Electrical Connection

Power supply decoupling capacitors (100nF ceramic or polyester + 10μF Aluminum) should be placed as near as possible to the device (common design practice).

The LIS2L06AL allows to band limit Voutx and Vouty through the use of external capacitors. The re-commended frequency range spans from DC up to 2.0kHz. In particular, capacitors must be added at output pins to implement low-pass filtering for antialiasing and noise reduction. The equation for the cut-off frequency (f_t) of the external filters is:

$$f_t = \frac{1}{2\pi \cdot R_{out} \cdot C_{load}(x, y)}$$

Taking in account that the internal filtering resistor (R_{out}) has a nominal value equal to 110kΩ, the equation for the external filter cut-off frequency may be simplified as follows:

$$f_t = \frac{1.45\mu F}{C_{load}(x, y)}[Hz]$$

The tolerance of the internal resistor can vary typically of ±20% within its nominal value of 110kΩ; thus the cut-off frequency will vary accordingly. A minimum capacitance of 1nF for $C_{load}(x, y)$ is required in any case.

Table 5. Filter Capacitor Selection, C_{load} (x,y)

Cut-off frequency	Capacitor value
1 Hz	1500 nF
10 Hz	150 nF
20 Hz	68 nF
50 Hz	30 nF
100 Hz	15 nF
200 Hz	6.8 nF
500 Hz	3 nF

4.1 Soldering information

The LGA-8 package is compliant with the ECOPACK, RoHs and "Green" standard.It is qualified for soldering heat resistance according to JEDEC J-STD-020C.

Pin 1 indicator is electrically connected to ST pin. Leave pin 1 indicator unconnected during soldering.

Land pattern and soldering recommendations are available upon request.

4.2 Output response vs. orientation

Figure 4.   **Output response vs. orientation**

Figure 4 refers to LIS2L06AL powered at Vdd=3.3V, FS pin is connected to GND.

5 Typical performance characteristics

5.1 Mechanical characteristics at 25°C

Figure 5. x-axis Zero-g level at 3.3V

Figure 6. y-axis Zero-g level at 3.3V

Figure 7. x-axis sensitivity at 3.3V

Figure 8. y-axis sensitivity at 3.3V

5.2 Mechanical characteristics derived from measurement in the -40°C to +85°C temperature range

Figure 9.   x-axis Zero-g level change Vs temperature

Figure 10.   y-axis Zero-g level change Vs temperature

Figure 11.   x-axis sensitivity change Vs temperature

Figure 12.   y-axis sensitivity change Vs temperature

5.3 Electrical characteristics at 25°C

Figure 13. Noise density at 3.3V (x,y axis)   **Figure 14. Current consumption at 3.3V**

6   Package Information

In order to meet environmental requirements, ST offers these devices in ECOPACK®
packages. These packages have a Lead-free second level interconnect. The category of
second Level Interconnect is marked on the package and on the inner box label, in
compliance with JEDEC Standard JESD97. The maximum ratings related to soldering
conditions are also marked on the inner box label.

ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

Figure 15.   LGA-8 Mechanical Data & Package Dimensions

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A1	1.460	1.520	1.600	0.0574	0.0598	0.0629
A2			1.330			0.0523
A3	0.180	0.220	0.260	0.007	0.0086	0.0102
D1	4.850	5.000	5.150	0.190	0.1968	0.2027
E1	4.850	5.000	5.150	0.190	0.1968	0.2027
L		1.270			0.05	
L1		2.540			0.1	
M		1.225			0.0482	
M1	0.875	0.900	0.925	0.0344	0.0354	0.0364
N		2.000			0.0787	
N1		1.225			0.0482	
N2		1.170			0.046	
P1	1.300	1.350	1.400	0.0511	0.0531	0.0551
P2	0.740	0.790	0.840	0.0291	0.0311	0.033
T1		1.170			0.046	
T2	0.615	0.640	0.665	0.0242	0.0251	0.0261
R	1.200		1.600	0.0472		0.0629
h		0.150			0.0059	
k		0.050			0.0019	
		0.100			0.0039	

OUTLINE AND MECHANICAL DATA

LGA8 (5x5x1.6mm) Land Grid Array Package

7669231 C

7 Revision history

Table 6.   Document revision history

Date	Revision	Changes
26-Sep-2005	1	Initial release.
03-May-2006	2	Corrected typo errors. Applied new corporate template layout.

LIS2L06AL

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[STMicroelectronics](#):
  [LIS2L06AL](#)   [LIS2L06ALTR](#)