MAX11208

20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADC with 2-Wire Serial Interface

Absolute Maximum Ratings

Any Pin to GND	0.3V to +3.9V	Continuous Power Dissipation (T _A = +7	0°C)
AVDD to GND	0.3V to +3.9V	10-Pin μMAX (derate 5.6mW/°C abov	ve +70°C)444mW
DVDD to GND	0.3V to +3.9V	Operating Temperature Range	40°C to +85°C
Analog Inputs (AINP, AINN, REFF	P, REFN)	Junction Temperature	+150°C
to GND	0.3V to (V _{AVDD} + 0.3V)	Storage Temperature Range	55°C to +150°C
Digital Inputs and Digital Outputs		Lead Temperature (soldering, 10s)	+300°C
to GND		Soldering Temperature (reflow)	+260°C
ESD _{HB} (AVDD, AINP, AINN, REF	P, REFN, DVDD, CLK, CS,		
SCLK, RDY/DOUT, GND)	±2kV (Note 1)		

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 1: Human Body Model to specification MIL-STD-883 Method 3015.7.

Electrical Characteristics

 $(V_{AVDD}$ = +3.6V, V_{DVDD} = +1.8V, V_{REFP} - V_{REFN} = V_{AVDD} ; internal clock, T_A = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are at T_A = +25°C under normal conditions, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
ADC PERFORMANCE	•					•	
Noise-Free Resolution (Notes 2, 3)	NED	MAX11208A		19		Bits	
	NFR	MAX11208B		20			
The amount Nicion (Nichon 2022)	1/1	MAX11208A		2.1		μV _{RMS}	
Thermal Noise (Notes 2, 3)	VN	MAX11208B		0.72			
Integral Nonlinearity	INL	(Note 4)	-10		+10	ppmFSR	
Zero Error	V _{OFF}	After calibration, V _{REFP} - V _{REFN} = 2.5V	-13	1	+13	ppmFSR	
Zero Drift				50		nV/°C	
Full-Scale Error		After calibration, V _{REFP} - V _{REFN} = 2.5V (Note 5)	-30	3	+30	ppmFSR	
Full-Scale Error Drift				0.05		ppmFSR/ °C	
D 0 1 D : "		AVDD DC rejection	70	80		dB	
Power-Supply Rejection		DVDD DC Rejection	90	100			
ANALOG INPUTS/REFERENCE I	NPUTS						
		DC rejection	90	123			
Common-Mode Rejection	CMR	50Hz/60Hz rejection, MAX11208A	90			dB	
		50Hz/60Hz rejection, MAX11208B	144				
Normal-Mode 50Hz Rejection	NMR ₅₀	MAX11208B (Note 6)	65	80.5		dB	
Normal-Mode 60Hz Rejection	NMR ₆₀	MAX11208B (Note 6)	73	87		dB	
Common-Mode Voltage Range			GND		V_{AVDD}	V	
		Low input voltage		GND - 30mV		V	
Absolute Input Voltage		High input voltage		V _{AVDD} + 30mV			
DC Input Leakage		Sleep mode (Note 2)		±1		μA	
AIN Dynamic Input Current				5		μA	

Electrical Characteristics (continued)

 $(V_{AVDD}$ = +3.6V, V_{DVDD} = +1.8V, V_{REFP} - V_{REFN} = V_{AVDD} ; internal clock, T_A = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are at T_A = +25°C under normal conditions, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
REF Dynamic Input Current				7.5		μΑ
AIN Input Capacitance				10		pF
REF Input Capacitance				15		pF
AIN Voltage Range		VAINP - VAINN	-V _{REF}		+V _{REF}	V
REF Voltage Range					V _{AVDD}	V
land Caralia a Data		MAX11208A		246		l/LI-
Input Sampling Rate	f _S	MAX11208B		225		kHz
DEE Compline Date		MAX11208A		246		ld l=
REF Sampling Rate		MAX11208B		225		kHz
LOGIC INPUTS (SCLK, CLK)						
Input Current		Input leakage current		±1		μA
Input Low Voltage	V _{IL}				0.3 x	V
					V_{DVDD}	
Input High Voltage	V _{IH}		0.7 x			V
			V _{DVDD}			.,
Input Hysteresis	V _{HYS}	 		200		mV MHz
External Clock		MAX11208A		2.4576		
LOGIC CUTPUTO (PRY/POUT)		MAX11208B		2.2528		
LOGIC OUTPUTS (RDY/DOUT)	.,,		1			.,
Output Low Level	V _{OL}	I _{OL} = 1mA, also tested for V _{DVDD} = 3.6V			0.4	V
Output High Level	V _{OH}	I_{OH} = 1mA, also tested for V_{DVDD} = 3.6V	0.9 x V _{DVDD}			V
Floating State Leakage Current		Output leakage current		±10		μΑ
Floating State Output Capacitance				9		pF
POWER REQUIREMENTS	Į.	1				
Analog Supply Voltage	AVDD		2.7		3.6	V
Digital Supply Voltage	DVDD		1.7		3.6	V
Total Operating Current		(AVDD + DVDD)		230	300	μA
DVDD Operating Current				45	60	μA
AVDD Operating Current				185	245	μA
AVDD Sleep Current				0.4	2	μA
DVDD Sleep Current				0.35	2	μA
2-WIRE SERIAL-INTERFACE TIM	ING CHARA	CTERISTICS				-
SCLK Frequency	fsclk				5	MHz
SCLK Pulse Width Low	t ₁	60/40 duty cycle 5MHz clock	80			ns
SCLK Pulse Width High	t ₂	40/60 duty cycle 5MHz clock	80			ns
SCLK Rising Edge to Data Valid Transition Time	t3				40	ns

Electrical Characteristics (continued)

 $(V_{AVDD}$ = +3.6V, V_{DVDD} = +1.8V, V_{REFP} - V_{REFN} = V_{AVDD} ; internal clock, T_A = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are at T_A = +25°C under normal conditions, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
SCLK Rising Edge Data Hold Time	t ₄	Allows for positive edge data read	3			ns	
RDY/DOUT Fall to SCLK Rising Edge	t ₅		0			ns	
Next Data Update Time; No Read	+ -	MAX11208A		155		μs	
Allowed	t ₆	MAX11208B		169			
Data Conversion Time	4	MAX11208A		8.6		ms	
Data Conversion Time	t ₇	MAX11208B		73			
Data Ready Time After Calibration	t ₈	MAX11208A		208.3			
Starts (CAL + CNV)		MAX11208B		256.1		ms	
SCLK High After RDY/DOUT Goes	t ₉	MAX11208A	0		8.6	ms	
Low to Activate Sleep Mode		MAX11208B	0		73		
Time from RDY/DOUT Low to SCLK High for Sleep-Mode	teo	MAX11208A	0		8.6	ms	
Activation	t ₁₀	MAX11208B	0		73	1115	
Data Ready Time After Wake-Up	4	MAX11208A		8.6		ms	
from Sleep Mode	t ₁₁	MAX11208B		73	73		
Data Ready Time After Calibration from Sleep-Mode Wake-Up (CAL	t ₁₂	MAX11208A		208.4		ms	
+ CNV)	12	MAX11208B		256.2		1113	

Note 2: These specifications are not fully tested and are guaranteed by design and/or characterization.

Note 3: V_{AINP} = V_{AINN}.

Note 4: ppmFSR is parts per million of full-scale range.


Note 5: Positive full-scale error includes zero-scale errors.

Note 6: The MAX11208A has no normal-mode rejection at 50Hz or 60Hz.

Analog Devices | 4 www.analog.com


Typical Operating Characteristics

 $(V_{AVDD} = 3.6V, V_{DVDD} = 1.8V, V_{REFP} - V_{REFN} = AVDD$; internal clock; $T_A = T_{MIN}$ to T_{MAX} , unless otherwise specified. Typical values are at $T_A = +25^{\circ}C$.)




Typical Operating Characteristics (continued)


 $(V_{AVDD} = 3.6V, V_{DVDD} = 1.8V, V_{REFP} - V_{REFN} = AVDD$; internal clock; $T_A = T_{MIN}$ to T_{MAX} , unless otherwise specified. Typical values are at $T_A = +25$ °C.)




Typical Operating Characteristics (continued)

 $(V_{AVDD} = 3.6V, V_{DVDD} = 1.8V, V_{REFP} - V_{REFN} = AVDD$; internal clock; $T_A = T_{MIN}$ to T_{MAX} , unless otherwise specified. Typical values are at $T_A = +25^{\circ}C$.)






Functional Diagram



Pin Configuration



Pin Description

PIN	NAME	FUNCTION
1	GND	Ground. Ground reference for analog and digital circuitry.
2	REFP	Differential Reference Positive Input. REFP must be more positive than REFN. Connect REFP to a voltage between AVDD and GND.
3	REFN	Differential Reference Negative Input. REFN must be more negative than REFP. Connect REFN to a voltage between AVDD and GND.
4	AINN	Negative Fully Differential Analog Input
5	AINP	Positive Fully Differential Analog Input
6	AVDD	Analog Supply Voltage. Connect a supply voltage between +2.7V to +3.6V with respect to GND.
7	DVDD	Digital Supply Voltage. Connect a digital supply voltage between +1.7V to +3.6V with respect to GND.
8	RDY/DOUT	Data-Ready Output/Serial-Data Output. This output serves a dual function. In addition to the serial-data output function, the $\overline{\text{RDY}}/\text{DOUT}$ also indicates that the data is ready when the $\overline{\text{RDY}}$ is logic-low. $\overline{\text{RDY}}/\text{DOUT}$ changes on the falling edge of SCLK.
9	SCLK	Serial-Clock Input. Apply an external serial clock to SCLK.
10	CLK	External Clock Signal Input. The internal clock shuts down when CLK is driven by an external clock. Use a 2.4576MHz oscillator (MAX11208A) or a 2.2528MHz oscillator (MAX11208B).

Detailed Description

The MAX11208 is an ultra-low-power (< 240µA active), high-resolution, low-speed, serial-output ADC. This device provides the highest resolution per unit power in the industry and is optimized for applications that require very high dynamic range with low power, such as sensors on a 4mA to 20mA industrial control loop.

The MAX11208 provides a high-accuracy internal oscillator, which requires no external components. When used with the specified data rates, the internal digital filter provides more than 80dB rejection of 50Hz or 60Hz line noise. The MAX11208 provides a simple, system-friendly, 2-wire serial interface in the space-saving, 10-pin µMAX package.

Power-On Reset (POR)

The MAX11208 utilizes power-on reset (POR) supplymonitoring circuitry on both the digital supply (DVDD) and the analog supply (AVDD). The POR circuitry ensures proper device default conditions after either a digital or analog power-sequencing event.

The MAX11208 performs a self-calibration operation as part of the startup initialization sequence whenever a digital POR is triggered. It is important to have a stable reference voltage available at the REFP and REFN pins to ensure an accurate calibration cycle. If the reference voltage is not stable during a POR event, the part should be calibrated once the reference has stabilized. The part can be programmed for calibration by using 26 SCLKs as shown in Figure 3.

The digital POR trigger threshold is approximately 1.2V and has 100mV of hysteresis. The analog POR trigger threshold is approximately 1.25V and has 100mV of hysteresis. Both POR circuits have lowpass filters that prevent high-frequency supply glitches from triggering the POR. The analog supply (AVDD) and the digital supply (DVDD) pins should be bypassed using 0.1µF capacitors placed as close as possible to the package pin.

Analog Inputs

The MAX11208 accepts two analog inputs (AINP and AINN). The modulator input range is bipolar (- V_{REF} to + V_{REF}).

Internal Oscillator

The MAX11208 incorporates a highly stable internal oscillator that provides the system clock. The system clock runs the internal state machine and is trimmed to 2.4576MHz (MAX11208A) or 2.2528MHz (MAX11208B). The internal oscillator clock is divided down to run the digital and analog timing.

Reference

The MAX11208 provides differential inputs REFP and REFN, for an external reference voltage. Connect the external reference directly across the REFP and REFN to obtain the differential reference voltage. The common-mode voltage range for V_{REFP} and V_{REFN} is between 0 and V_{AVDD} . The differential voltage range for REFP and REFN is 1V to V_{AVDD} .

Digital Filter

The MAX11208 contains an on-chip, digital lowpass filter that processes the 1-bit data stream from the modulator using a SINC⁴ (sinx/x)⁴ response. When the device is operating in single-cycle conversion mode, the filter is reset at the end of the conversion cycle. When operating in continuous conversion latent mode, the filter is not reset. The SINC⁴ filter has a -3dB frequency equal to 24% of the data rate.

Serial-Digital Interface

The MAX11208 communicates through a 2-wire serial interface with a clock input and data output. The output rate is predetermined based on the package option (MAX11208A at 120sps and MAX11208B at 13.75sps).

2-Wire Interface

The MAX11208 is compatible with the 2-wire interface and uses SCLK and $\overline{RDY}/DOUT$ for serial communications. In this mode, all controls are implemented by timing the high or low phase of the SCLK. The 2-wire serial interface only allows for data to be read out through the $\overline{RDY}/DOUT$ output. Supply the serial clock to SCLK to shift the conversion data out.

MAX11208

20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADC with 2-Wire Serial Interface

The RDY/DOUT is used to signal data ready, as well as reading the data out when SCLK pulses are applied. RDY/DOUT is high by default. The MAX11208 pulls RDY/DOUT low when data is available at the end of conversion, and stays low until clock pulses are applied at SCLK input; on applying the clock pulses at SCLK, the RDY/DOUT outputs the conversion data on every SCLK positive edge. To monitor data availability, pull RDY/DOUT high after reading the 20 bits of data by supplying a 25th SCLK pulse. The different operational modes using this 2-wire interface are described in the following sections.

Data Read Following Every Conversion

The MAX11208 indicates conversion data availability, as well as lets the retrieval of data through the $\overline{RDY}/DOUT$ output. The $\overline{RDY}/DOUT$ output idles at the value of the last bit read unless a 25th SCLK pulse is provided, causing $\overline{RDY}/DOUT$ to idle high. $\overline{RDY}/DOUT$ is pulled low when the conversion data is available.

The timing diagram for the data read is shown in Figure 1. Once a low is detected on $\overline{RDY}/DOUT$, clock pulses at SCLK clock out the data. Data is shifted out MSB first and is in binary two's complement format. Once all the data has been shifted out, a 25th SCLK is required to pull the $\overline{RDY}/DOUT$ output back to the idle high state. See Figure 2.

If the data is not read before the next conversion data is updated, the old data is lost, as the new data overwrites the old value.

Data Read Followed by Self-Calibration

To initiate self-calibration at the end of a data read, provide a 26th SCLK pulse. After reading the 24 bits of conversion data, a 25th positive edge on SCLK pulls the $\overline{\text{RDY}}/\text{DOUT}$ output back high, indicating the end of data read. Provide a 26th SCLK pulse to initiate a self-calibration routine starting on the falling edge of the 26th SCLK. A subsequent falling edge of $\overline{\text{RDY}}/\text{DOUT}$ indicates data availability at the end of calibration. The timing is illustrated in Figure 3.

Data Read Followed by Sleep Mode

The MAX11208 can be put into sleep mode to save power between conversions. To activate the sleep mode, idle the SCLK high any time after the $\overline{RDY}/DOUT$ output goes low (that is, after conversion data is available). It is not required to read out all 20 bits before putting the part in sleep mode. Sleep mode is activated after the SCLK is held high (see Figure 4). The $\overline{RDY}/DOUT$ output is pulled high once the device enters sleep mode. To come out of the sleep mode, pull SCLK low. After the sleep mode is deactivated (when the device wakes up), conversion starts again and $\overline{RDY}/DOUT$ goes low indicating the next conversion data is available. See Figure 4.

Single Conversion Mode

For operating the MAX11208 in single conversion mode, activate and deactivate sleep mode between conversions (as described in the *Data Read Followed by Sleep Mode* section). Single conversion mode reduces power consumption by shutting down the device when idle between conversions. See Figure 4.

Single Conversion Mode with Self-Calibration at Wakeup

The MAX11208 can be put in self-calibration mode immediately after wake-up from sleep mode. Self-calibration at wake-up helps to compensate for temperature or supply changes if the device is shut down for extensive periods. To automatically start self-calibration at the end of sleep mode, all the data bits must be shifted out followed by the 25th SCLK edge to pull $\overline{\text{RDY}}/\text{DOUT}$ high. On the 26th SCLK, keep it high for as long as shutdown is desired. Once SCLK is pulled back low, the device automatically performs a self-calibration, and when the data is ready, the $\overline{\text{RDY}}/\text{DOUT}$ output goes low. See Figure 5. This also achieves the purpose of single conversions with self-calibration.




Figure 1. Timing Diagram for Data Read After Conversion




Figure 2. Timing Diagram for Data Read Followed by RDY/DOUT Being Asserted High Using 25th SCLK




Figure 3. Timing Diagram for Data Read Followed by Two Extra Clock Cycles for Self-Calibration




Figure 4. Timing Diagram for Data Read Followed by Sleep-Mode Activation; Single Conversion Timing




Figure 5. Timing Diagram for Sleep-Mode Activation Followed by Self-Calibration at Wake-Up

Applications Information

See Figure 6 for the RTD temperature measurement circuit and Figure 7 for a resistive bridge measurement circuit.




Figure 6. RTD Temperature Measurement Circuit




Figure 7. Resistive Bridge Measurement Circuit

Chip Information

PROCESS: BiCMOS

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
10 μMAX	U10+2	21-0061

MAX11208

20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADC with 2-Wire Serial Interface

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED	
0	4/10	Initial release	_	
1	7/20	Updated toc18	6	



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

MAX11208AEUB+ MAX11208AEUB+T MAX11208BEUB+ MAX11208BEUB+T