




Pinouts







Selection Guide

| Specification | 7C136-15 ^[4] 7C146-15 | 7C132-25 ^[4] 7C136-25 7C142-25 7C146-25 | 7C132-30 7C136-30 7C142-30 7C146-30 | 7C132-35 7C136-35 7C142-35 7C146-35 | 7C132-45 7C136-45 7C142-45 7C146-45 | 7C132-55 7C136-55 7C136A-55 7C142-55 7C146-55 | Unit |
|------------------------------------|-------------------------------------|---|--|--|--|---|------|
| Maximum Access Time | 15 | 25 | 30 | 35 | 45 | 55 | ns |
| Maximum Operating Current Com'l/Ir | d 190 | 170 | 170 | 120 | 120 | 110 | mA |
| Maximum Standby Current Com'l/Ir | d 75 | 65 | 65 | 45 | 45 | 35 | mA |

Shaded areas contain preliminary information.



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

| Storage Temperature65°C to +150°C | |
|---|--|
| Ambient Temperature with Power Applied55°C to +125°C | |
| Supply Voltage to Ground Potential (Pin 48 to Pin 24)0.5V to +7.0V | |
| DC Voltage Applied to Outputs in High Z State0.5V to +7.0V | |

Electrical Characteristics

Over the Operating Range

| DC Input Voltage | 3.5V to +7.0V |
|--|---------------|
| Output Current into Outputs (LOW) | 20 mA |
| Static Discharge Voltage (per MIL-STD-883, Method 3015) | > 2001V |
| Latch up Current | >200 mA |

Operating Range

| Range Ambient Temperature | | V _{CC} |
|---------------------------|----------------|-----------------|
| Commercial | 0°C to +70°C | 5V ± 10% |
| Industrial | –40°C to +85°C | 5V ± 10% |

| Parameter | Description | | | Description Test Conditions | | 7C136 7C146 | | 7C142 | -25, 30 | 7C142 | -35,45 -35,45 | 7C132 7C136 7C136 7C142 7C142 | -55 A-55 -55 | Unit |
|------------------|--|---|-----------------|-----------------------------|------|----------------|------|-------|---------|-------|------------------|---|--------------------|------|
| | | | | Min | Max | Min | Max | Min | Max | Min | Max | | | |
| V _{OH} | Output HIGH voltage | V _{CC} = Min., I _{OH} = -4.0 mA | | 2.4 | | 2.4 | | 2.4 | | 2.4 | | V | | |
| V _{OL} | Output LOW | I _{OL} = 4.0 mA | | | 0.4 | | 0.4 | | 0.4 | | 0.4 | V | | |
| | voltage | I _{OL} = 16.0 mA ^[5] | | | 0.5 | | 0.5 | | 0.5 | | 0.5 | | | |
| V _{IH} | Input HIGH voltage | | | 2.2 | | 2.2 | | 2.2 | | 2.2 | | V | | |
| V _{IL} | Input LOW voltage | | | | 0.8 | | 0.8 | | 0.8 | | 0.8 | V | | |
| I _{IX} | Input load current | $GND \leq V_{I} \leq V_{CC}$ | | -5 | +5 | -5 | +5 | -5 | +5 | -5 | +5 | μΑ | | |
| I _{OZ} | Output leakage current | $GND \leq V_O \leq V_{CC}$, Output Disabled | ł | -5 | +5 | -5 | +5 | -5 | +5 | -5 | +5 | μΑ | | |
| I _{OS} | Output short circuit current ^[6] | V _{CC} = Max., V _{OUT} = GND | | | -350 | | -350 | | -350 | | -350 | mA | | |
| I _{CC} | V _{CC} Operating Supply Current | $\overline{CE} = V_{IL}$, Outputs Open, f = f _{MAX} ^[7] | Com'l/ Ind'l | | 190 | | 170 | | 120 | | 110 | mA | | |
| I _{SB1} | Standby current both ports, TTL Inputs | \overline{CE}_{L} and $\overline{CE}_{R} \ge V_{IH}$, f = f _{MAX} ^[7] | Com'l/ Ind'l | | 75 | | 65 | | 45 | | 35 | mA | | |
| I _{SB2} | Standby Current One Port, TTL Inputs | $\label{eq:cell} \hline \overline{CE}_L \text{ or } \overline{CE}_R \geq V_{IH}, & Com'l' \\ Active Port Outputs Open, & Ind'l \\ f = f_{MAX}^{[7]} & \\ \hline \end{array}$ | | | 135 | | 115 | | 90 | | 75 | mA | | |
| I _{SB3} | Standby Current Both Ports, CMOS Inputs | $\label{eq:bound} \begin{array}{l} \mbox{Both Ports} \ \overline{CE}_L \ \mbox{and} \\ \overline{CE}_R \geq V_{CC} - 0.2V, \ V_{IN} \geq V_{CC} - 0.2V \\ \mbox{or} \ V_{IN} \leq 0.2V, \ \mbox{f} = 0 \end{array} \begin{array}{l} \mbox{Com'l} \\ \mbox{f} \end{array}$ | | | 15 | | 15 | | 15 | | 15 | mA | | |
| I _{SB4} | Standby Current One Port, CMOS Inputs | $\begin{array}{l} \text{One Port } \overline{CE}_{L} \text{ or } \overline{CE}_{R} > V_{CC} - 0.2V, \\ \text{V}_{IN} > V_{CC} - 0.2V \text{ or } \text{V}_{IN} < 0.2V, \\ \text{Active Port Outputs Open, } f = f_{MAX}^{[7]} \end{array}$ | | | 125 | | 105 | | 85 | | 70 | mA | | |

Shaded areas contain preliminary information.

Notes

5. BUSY and INT pins only.

6. Duration of the short circuit should not exceed 30 seconds. 7. At $f = f_{MAX}$, address and data inputs are cycling at the maximum frequency of read cycle of $1/t_{rc}$ and using AC Test Waveforms input levels of GND to 3V.




Capacitance

This parameter is guaranteed but not tested.

| Parameter | Description | Test Conditions | Max | Unit |
|------------------|--------------------|--|-----|------|
| C _{IN} | Input Capacitance | $T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{CC} = 5.0 \text{ V}$ | 15 | pF |
| C _{OUT} | Output Capacitance | | 10 | pF |

Figure 3. AC Test Loads and Waveforms



Switching Characteristics

Over the Operating Range (Speeds -15, -25, -30) [8]

| Parameter | Description | 7C136-15 ^[4] 7C146-15 | | 7C132-25 ^[4] 7C136-25 7C142-25 7C146-25 | | 7C132-30 7C136-30 7C142-30 7C146-30 | | Unit |
|-------------------|--|-------------------------------------|-----|---|-----|--|-----|------|
| | | Min | Max | Min | Max | Min | Max | |
| Read Cycle | | | | | | | | |
| t _{RC} | Read Cycle Time | 15 | | 25 | | 30 | | ns |
| t _{AA} | Address to Data Valid ^[9] | | 15 | | 25 | | 30 | ns |
| t _{OHA} | Data Hold from Address Change | 0 | | 0 | | 0 | | ns |
| t _{ACE} | CE LOW to Data Valid ^[9] | | 15 | | 25 | | 30 | ns |
| t _{DOE} | OE LOW to Data Valid ^[9] | | 10 | | 15 | | 20 | ns |
| t _{LZOE} | OE LOW to Low Z ^[7, 10] | 3 | | 3 | | 3 | | ns |
| t _{HZOE} | OE HIGH to High Z ^[7, 10, 11] | | 10 | | 15 | | 15 | ns |
| t _{LZCE} | CE LOW to Low Z ^[7, 10] | 3 | | 5 | | 5 | | ns |
| t _{HZCE} | CE HIGH to High Z ^[7, 10, 11] | | 10 | | 15 | | 15 | ns |
| t _{PU} | CE LOW to Power Up ^[7] | 0 | | 0 | | 0 | | ns |
| t _{PD} | CE HIGH to Power Down [7] | | 15 | | 25 | | 25 | ns |

Shaded areas contain preliminary information.

Notes

8. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH}. and 30 pF load capacitance.

9. AC test conditions use V_{OH} = 1.6V and V_{OL} = 1.4V.

10. At any given temperature and voltage condition for any given device, t_{HZCE} is less than t_{LZCE} and t_{HZOE} is less than t_{LZOE} . 11. t_{LZCE} , t_{LZWE} , t_{LZOE} , t_{LZOE} , t_{HZCE} , and t_{HZWE} are tested with $C_L = 5pF$ as in (b) of AC Test Loads and Waveforms. Transition is measured ± 500 mV from steady state voltage.



Switching Characteristics

Over the Operating Range (Speeds -15, -25, -30) [8] (continued)

| Parameter | Description | | 7C136-15 ^[4] 7C146-15 | | 7C132-25 ^[4] 7C136-25 7C142-25 7C146-25 | | 7C132-30 7C136-30 7C142-30 7C146-30 | |
|----------------------------|---|-----|-------------------------------------|-----|---|-----|--|----|
| | | Min | Max | Min | Max | Min | Max | |
| Write Cycle ^{[12} |] | | | | | | | |
| t _{WC} | Write Cycle Time | 15 | | 25 | | 30 | | ns |
| t _{SCE} | CE LOW to Write End | 12 | | 20 | | 25 | | ns |
| t _{AW} | Address Setup to Write End | 12 | | 20 | | 25 | | ns |
| t _{HA} | Address Hold from Write End | 2 | | 2 | | 2 | | ns |
| t _{SA} | Address Setup to Write Start | 0 | | 0 | | 0 | | ns |
| t _{PWE} | R/W Pulse Width | 12 | | 15 | | 25 | | ns |
| t _{SD} | Data Setup to Write End | 10 | | 15 | | 15 | | ns |
| t _{HD} | Data Hold from Write End | 0 | | 0 | | 0 | | ns |
| t _{HZWE} | R/W LOW to High Z ^[7] | | 10 | | 15 | | 15 | ns |
| t _{LZWE} | R/W HIGH to Low Z [7] | 0 | | 0 | | 0 | | ns |
| Busy/Interrup | t Timing | | | | | | • | |
| t _{BLA} | BUSY LOW from Address Match | | 15 | | 20 | | 20 | ns |
| t _{BHA} | BUSY HIGH from Address Mismatch ^[13] | | 15 | | 20 | | 20 | ns |
| t _{BLC} | BUSY LOW from CE LOW | | 15 | | 20 | | 20 | ns |
| t _{BHC} | BUSY HIGH from CE HIGH ^[13] | | 15 | | 20 | | 20 | ns |
| t _{PS} | Port Set Up for Priority | 5 | | 5 | | 5 | | ns |
| t _{WB} | R/W LOW after BUSY LOW ^[14] | 0 | | 0 | | 0 | | ns |
| t _{WH} | R/W HIGH after BUSY HIGH | 13 | | 20 | | 30 | | ns |
| t _{BDD} | BUSY HIGH to Valid Data | | 15 | | 25 | | 30 | ns |
| t _{DDD} | Write Data Valid to Read Data Valid | | Note 15 | | Note 15 | | Note 15 | ns |
| t _{WDD} | Write Pulse to Data Delay | | Note 15 | | Note 15 | | Note 15 | ns |
| Interrupt Timi | ng ^[16] | | | | | | | |
| t _{WINS} | R/W to INTERRUPT Set Time | | 15 | | 25 | | 25 | ns |
| t _{EINS} | CE to INTERRUPT Set Time | | 15 | | 25 | | 25 | ns |
| t _{INS} | Address to INTERRUPT Set Time | | 15 | | 25 | | 25 | ns |
| t _{OINR} | OE to INTERRUPT Reset Time ^[13] | | 15 | | 25 | | 25 | ns |
| t _{EINR} | CE to INTERRUPT Reset Time ^[13] | | 15 | | 25 | | 25 | ns |
| t _{INR} | Address to INTERRUPT Reset Time ^[13] | | 15 | | 25 | | 25 | ns |

Shaded areas contain preliminary information.

Notes

13. These parameters are measured from the input signal changing, until the output pin goes to a high impedance state.

14. CY7C142/CY7C146 only.

15. A write operation on Port A, where Port A has priority, leaves the data on Port B's outputs undisturbed until one access time after one of the following:

BUSY on Port B goes HIGH.

Port B's address toggled.

CE for Port B is toggled.

R/W for Port B is toggled during valid read.

16.52-pin PLCC and PQFP versions only.

^{12.} The internal write time of the memory is defined by the overlap of CE LOW and R/W LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing must be referenced to the rising edge of the signal that terminates the write.



Switching Characteristics

Over the Operating Range (Speeds -35, -45, -55) [8]

| Parameter | Description | 7C1 7C1 | 7C132-35 7C136-35 7C142-35 7C146-35 | | 7C132-45 7C136-45 7C142-45 7C146-45 | | 32-55 36-55 36A-55 42-55 46-55 | Unit |
|----------------------------|---|------------|--|-----|--|-----|--|------|
| | | Min | Max | Min | Max | Min | Max | |
| Read Cycle | | | | | | | | |
| t _{RC} | Read Cycle Time | 35 | | 45 | | 55 | | ns |
| t _{AA} | Address to Data Valid ^[9] | | 35 | | 45 | | 55 | ns |
| t _{OHA} | Data Hold from Address Change | 0 | | 0 | | 0 | | ns |
| t _{ACE} | CE LOW to Data Valid ^[9] | | 35 | | 45 | | 55 | ns |
| t _{DOE} | OE LOW to Data Valid ^[9] | | 20 | | 25 | | 25 | ns |
| t _{LZOE} | OE LOW to Low Z ^[7, 10] | 3 | | 3 | | 3 | | ns |
| t _{HZOE} | OE HIGH to High Z ^[7, 10, 11] | | 20 | | 20 | | 25 | ns |
| t _{LZCE} | CE LOW to Low Z ^[7, 10] | 5 | | 5 | | 5 | | ns |
| t _{HZCE} | CE HIGH to High Z ^[7, 10, 11] | | 20 | | 20 | | 25 | ns |
| t _{PU} | CE LOW to Power Up ^[7] | 0 | | 0 | | 0 | | ns |
| t _{PD} | CE HIGH to Power Down ^[7] | | 35 | | 35 | | 35 | ns |
| Write Cycle ^{[12} | :] | | 11 | | | | | |
| t _{WC} | Write Cycle Time | 35 | | 45 | | 55 | | ns |
| t _{SCE} | CE LOW to Write End | 30 | | 35 | | 40 | | ns |
| t _{AW} | Address Setup to Write End | 30 | | 35 | | 40 | | ns |
| t _{HA} | Address Hold from Write End | 2 | | 2 | | 2 | | ns |
| t _{SA} | Address Setup to Write Start | 0 | | 0 | | 0 | | ns |
| t _{PWE} | R/W Pulse Width | 25 | | 30 | | 30 | | ns |
| t _{SD} | Data Setup to Write End | 15 | | 20 | | 20 | | ns |
| t _{HD} | Data Hold from Write End | 0 | | 0 | | 0 | | ns |
| t _{HZWE} | R/W LOW to High Z ^[7] | | 20 | | 20 | | 25 | ns |
| t _{LZWE} | R/W HIGH to Low Z ^[7] | 0 | | 0 | | 0 | | ns |
| Busy/Interrup | t Timing | | 1 | | | | | |
| t _{BLA} | BUSY LOW from Address Match | | 20 | | 25 | | 30 | ns |
| t _{BHA} | BUSY HIGH from Address Mismatch ^[13] | | 20 | | 25 | | 30 | ns |
| t _{BLC} | BUSY LOW from CE LOW | | 20 | | 25 | | 30 | ns |
| t _{BHC} | BUSY HIGH from CE HIGH ^[13] | | 20 | | 25 | | 30 | ns |
| t _{PS} | Port Set Up for Priority | 5 | | 5 | | 5 | | ns |
| t _{WB} | R/W LOW after BUSY LOW ^[14] | 0 | | 0 | | 0 | | ns |
| t _{WH} | R/W HIGH after BUSY HIGH | 30 | | 35 | | 35 | | ns |
| t _{BDD} | BUSY HIGH to Valid Data | | 35 | | 45 | | 45 | ns |
| t _{DDD} | Write Data Valid to Read Data Valid | | Note 15 | | Note 15 | | Note 15 | ns |
| t _{WDD} | Write Pulse to Data Delay | | Note 15 | | Note 15 | | Note 15 | ns |



Switching Characteristics

Over the Operating Range (Speeds -35, -45, -55)^[8] (continued)

| Parameter | Description | 7C13 7C14 | 32-35 36-35 42-35 46-35 | 7C13 7C14 | 32-45 36-45 12-45 16-45 | 7C13 | 6A-55 12-55 | Unit |
|-------------------|---|--------------|----------------------------------|--------------|----------------------------------|------|----------------|------|
| | | Min | Max | Min | Max | Min | Max | |
| Interrupt Timin | Interrupt Timing ^[16] | | | | | | | |
| t _{WINS} | R/W to INTERRUPT Set Time | | 25 | | 35 | | 45 | ns |
| t _{EINS} | CE to INTERRUPT Set Time | | 25 | | 35 | | 45 | ns |
| t _{INS} | Address to INTERRUPT Set Time | | 25 | | 35 | | 45 | ns |
| t _{OINR} | OE to INTERRUPT Reset Time ^[13] | | 25 | | 35 | | 45 | ns |
| t _{EINR} | CE to INTERRUPT Reset Time ^[13] | | 25 | | 35 | | 45 | ns |
| t _{INR} | Address to INTERRUPT Reset Time ^[13] | 25 | | | 35 | | 45 | ns |

Switching Waveforms







Figure 5. Read Cycle No. 2 (Either Port-CE/OE)^[17, 19]



Notes

17. R/W is HIGH for read cycle. 18. Device is continuously selected, $\overline{CE} = V_{||}$ and $\overline{OE} = V_{||}$. 19. Address valid prior to or coincident with \overline{CE} transition LOW.








Figure 6. Read Cycle No. 3 (Read with BUSY Master: CY7C132 and CY7C136/CY7C136A)





Note

20. If \overline{OE} is LOW during a R/W controlled write cycle, the write pulse width must be the larger of t_{PWE} or t_{HZWE} + t_{SD} to allow the data I/O pins to enter high impedance and for data to be placed on the bus for the required t_{SD}.








Figure 8. Write Cycle No. 2 (R/W Three-States Data I/Os—Either Port)^[12, 21]











Note

21. If the CE LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in a high impedance state.










Figure 11. Busy Timing Diagram No. 3 (Write with BUSY, Slave: CY7C142/CY7C146)





Interrupt Timing Diagrams ^[16]








Figure 16. Typical DC and AC Characteristics



Ordering Information

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
|---------------|----------------|--------------------|--|--------------------|
| 15 | CY7C136-15JC | 51-85004 | 52-Pin Plastic Leaded Chip Carrier | Commercial |
| | CY7C136-15NC | 51-85042 | 52-Pin Plastic Quad Flatpack | |
| 25 | CY7C136-25JC | 51-85004 | 52-Pin Plastic Leaded Chip Carrier | Commercial |
| | CY7C136-25JXC | | 52-Pin Plastic Leaded Chip Carrier (Pb-Free) | |
| | CY7C136-25NC | 51-85042 | 52-Pin Plastic Quad Flatpack | |
| | CY7C136-25NXC | | 52-Pin Plastic Quad Flatpack (Pb-Free) | |
| | CY7C136-25JXI | 51-85004 | 52-Pin Plastic Leaded Chip Carrier (Pb-Free) | Industrial |
| 30 | CY7C136-30JC | 51-85004 | 52-Pin Plastic Leaded Chip Carrier | Commercial |
| | CY7C136-30NC | 51-85042 | 52-Pin Plastic Quad Flatpack | |
| | CY7C136-30JI | 51-85004 | 52-Pin Plastic Leaded Chip Carrier | Industrial |
| 35 | CY7C136-35JC | 51-85004 | 52-Pin Plastic Leaded Chip Carrier | Commercial |
| | CY7C136-35NC | 51-85042 | 52-Pin Plastic Quad Flatpack | |
| | CY7C136-35JI | 51-85004 | 52-Pin Plastic Leaded Chip Carrier | Industrial |
| 45 | CY7C136-45JC | 51-85004 | 52-Pin Plastic Leaded Chip Carrier | Commercial |
| | CY7C136-45NC | 51-85042 | 52-Pin Plastic Quad Flatpack | |
| | CY7C136-45JI | 51-85004 | 52-Pin Plastic Leaded Chip Carrier | Industrial |
| 55 | CY7C136-55JC | 51-85004 | 52-Pin Plastic Leaded Chip Carrier | Commercial |
| | CY7C136-55JXC | | 52-Pin Plastic Leaded Chip Carrier (Pb-Free) | |
| | CY7C136-55NC | 51-85042 | 52-Pin Plastic Quad Flatpack | |
| | CY7C136-55NXC | | 52-Pin Plastic Quad Flatpack (Pb-Free) | |
| | CY7C136-55JI | 51-85004 | 52-Pin Plastic Leaded Chip Carrier | Industrial |
| | CY7C136A-55JXI | | 52-Pin Plastic Leaded Chip Carrier (Pb-Free) | |
| | CY7C136-55NI | 51-85042 | 52-Pin Plastic Quad Flatpack | |
| | CY7C136A-55NXI | | 52-Pin Plastic Quad Flatpack (Pb-Free) | |
| 15 | CY7C146-15JC | 51-85004 | 52-Pin Plastic Leaded Chip Carrier | Commercial |
| | CY7C146-15NC | 51-85042 | 52-Pin Plastic Quad Flatpack | |
| 25 | CY7C146-25JC | 51-85004 | 52-Pin Plastic Leaded Chip Carrier | Commercial |
| | CY7C146-25JXC | | 52-Pin Plastic Leaded Chip Carrier (Pb-Free) | |
| | CY7C146-25NC | 51-85042 | 52-Pin Plastic Quad Flatpack | |
| 30 | CY7C146-30JC | 51-85004 | 52-Pin Plastic Leaded Chip Carrier | Commercial |
| | CY7C146-30NC | 51-85042 | 52-Pin Plastic Quad Flatpack | |
| | CY7C146-30JI | 51-85004 | 52-Pin Plastic Leaded Chip Carrier | Industrial |
| 35 | CY7C146-35JC | 51-85004 | 52-Pin Plastic Leaded Chip Carrier | Commercial |
| | CY7C146-35NC | 51-85042 | 52-Pin Plastic Quad Flatpack | |
| | CY7C146-35JI | 51-85004 | 52-Pin Plastic Leaded Chip Carrier | Industrial |
| 45 | CY7C146-45JC | 51-85004 | 52-Pin Plastic Leaded Chip Carrier | Commercial |
| | CY7C146-45NC | 51-85042 | 52-Pin Plastic Quad Flatpack | |
| | CY7C146-45JI | 51-85004 | 52-Pin Plastic Leaded Chip Carrier | Industrial |
| 55 | CY7C146-55JC | 51-85004 | 52-Pin Plastic Leaded Chip Carrier | Commercial |
| | CY7C146-55JXC | | 52-Pin Plastic Leaded Chip Carrier (Pb-Free) | |
| | CY7C146-55NC | 51-85042 | 52-Pin Plastic Quad Flatpack | |
| | CY7C146-55JI | 51-85004 | 52-Pin Plastic Leaded Chip Carrier | Industrial |



Package Diagrams






Figure 17. 52-Pin Plastic Leaded Chip Carrier, 51-85004

51-85004-*A





Document #: 38-06031 Rev. *E

Page 14 of 15



Document History Page

Document Title: CY7C132, CY7C136, CY7C136A, CY7C142, CY7C146 2K x 8 Dual-Port Static RAM

| Documen | t Number: | Document Number: 38-06031 | | | | | | | |
|----------|-----------|---------------------------|-----------------------|---|--|--|--|--|--|
| Revision | ECN | Submission Date | Uescription of Change | | | | | | |
| ** | 110171 | 10/21/01 | SZV | Change from Spec number: 38-06031 | | | | | |
| *A | 128959 | 09/03/03 | JFU | Added CY7C136-55NI to Order Information | | | | | |
| *В | 236748 | See ECN | YDT | Removed cross information from features section | | | | | |
| *C | 393184 | See ECN | YIM | Added Pb-Free Logo Added Pb-Free parts to ordering information: CY7C136-25JXC, CY7C136-25NXC, CY7C136-55JXC, CY7C136-55NXC, CY7C136-55JXI, CY7C136-55NXI, CY7C146-25JXC, CY7C146-55JXC | | | | | |
| *D | 2623658 | 12/17/08 | VKN/PYRS | Added CY7C136-25JXI part Removed CY7C132/142 from the Ordering information table Removed 48-Pin DIP and 52-Pin Square LCC package from the data sheet | | | | | |
| *E | 2678221 | 03/24/2009 | VKN/AESA | Added CY7C136A-55JXI, and CY7C136A-55NXI parts. | | | | | |

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

PSoC Solutions

Products

| PSoC | psoc.cypress.com | General | psoc.cypress.com/solutions |
|------------------|----------------------|-----------------------|-----------------------------------|
| Clocks & Buffers | clocks.cypress.com | Low Power/Low Voltage | psoc.cypress.com/low-power |
| Wireless | wireless.cypress.com | Precision Analog | psoc.cypress.com/precision-analog |
| Memories | memory.cypress.com | LCD Drive | psoc.cypress.com/lcd-drive |
| Image Sensors | image.cypress.com | CAN 2.0b | psoc.cypress.com/can |
| | | USB | psoc.cypress.com/usb |

© Cypress Semiconductor Corporation, 2005-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable licensee to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' products in a life-support systems application injury to the user. The inclusion of Cypress' product in a life-support systems application inplies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-06031 Rev. *E

Revised March 24, 2009

Page 15 of 15

All products and company names mentioned in this document may be the trademarks of their respective holders.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Cypress Semiconductor: <u>CY7C136-55JXI</u> <u>CY7C136A-55NXI</u>