### ABSOLUTE MAXIMUM RATINGS

**MAX534** 

V <sub>DD</sub> to DGND	0.3V, +6V
V <sub>DD</sub> to AGND	0.3V, +6V
Digital Input Voltage to DGND	0.3V, +6V
Digital Output Voltage to DGND	0.3V, (V <sub>DD</sub> + 0.3V)
AGND to DGND	±0.3V
REF	0.3V, (V <sub>DD</sub> + 0.3V)
OUT	0.3V, V <sub>DD</sub>
Maximum Current into Any Pin	50mA
•	

Continuous Power Dissipation (T <sub>A</sub> = +70°C) Plastic DIP (derate 10.53mW/°C above +70°C)842mW QSOP (derate 8.3mW/°C above +70°C)
Operating Temperature Ranges
MAX534 _ C_ E0°C to +70°C
MAX534 _ E_ E40°C to +85°C
MAX534 _ MJE55°C to +125°C
Storage Temperature Range65°C to +150°C Lead Temperature (soldering, 10sec)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = +4.5V \text{ to } +5.5V, V_{REF} = 4.096V, AGND = DGND = 0V, R_L = 10k\Omega, C_L = 100pF, T_A = T_{MIN} \text{ to } T_{MAX}$ , unless otherwise noted. Typical values are at  $V_{DD} = +5V$  and  $T_A = +25^{\circ}C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC ACCURACY						
Resolution					8	Bits
Integral Nonlinearity	INI	MAX534A			±1	LSB
(Note 1)	IINL	MAX534B			±2	
Differential Nonlinearity (Note 1)	DNL	Guaranteed monotonic (all codes)			±1.0	LSB
Zero-Code Error	ZCE	Code = 00 hex			±20	mV
Zero-Code-Error Supply Rejection		Code = 00 hex, V <sub>DD</sub> = 4.5V to 5.5V			1	LSB
Zero-Code Temperature Coefficient		Code = 00 hex		±10		µV/°C
Full-Scale Error		Code = FF hex			±30	mV
Full-Scale Error Supply Rejection		Code = FF hex, $V_{DD}$ = 4.5V to 5.5V			1	LSB
Full-Scale Temperature Coefficient		Code = FF hex		±10		µV/°C
REFERENCE INPUTS						
Input Voltage Range			0		V <sub>DD</sub>	V
Input Resistance			322	460	598	kΩ
Input Capacitance				10		pF
Channel-to-Channel Isolation		(Note 2)		-60		dB
AC Feedthrough		(Note 3)		-60		dB
DAC OUTPUTS						
Output Voltage Range		R <sub>L</sub> = open	0		VREF	V
Load Regulation		Code = FF hex, measured with $I_L$ = 0mA to 1.6mA			0.156	LSB/mA

#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = +4.5V \text{ to } +5.5V, V_{REF} = 4.096V, AGND = DGND = 0V, R_L = 10k\Omega, C_L = 100pF, T_A = T_{MIN} \text{ to } T_{MAX}$ , unless otherwise noted. Typical values are at  $V_{DD} = +5V$  and  $T_A = +25^{\circ}C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL INPUTS						
Input High Voltage	VIH		0.7V <sub>DD</sub>			V
Input Low Voltage	VIL				0.3V <sub>DD</sub>	V
Input Current	lin	VIN = 0V or VDD			±1.0	μA
Input Capacitance	CIN	(Note 4)			10	рF
DIGITAL OUTPUTS			•			
Output High Voltage	VOH	I <sub>SOURCE</sub> = 0.2mA	V <sub>DD</sub> - 0.5			V
Output Low Voltage	Vol	ISINK = 1.6mA			0.4	V
DYNAMIC PERFORMANCE						
Voltage-Output Slew Rate		CODE = FF hex		0.6		V/µs
Output Settling Time		To 1/2LSB, from code 00 to code FF hex (Note 5)		8		μs
Digital Feedthrough and Crosstalk		VREF = 0V, code 00 to code FF hex (Note 6)		5		nV-s
Digital-to-Analog Glitch Impulse		Code 80 hex to code 7F hex		50		nV-s
Signal-to-Noise Plus	SINAD	V <sub>REF</sub> = 4Vp-p at 1kHz, code = FF hex		80		dB
Distortion Ratio	SINAD	V <sub>REF</sub> = 4Vp-p at 10kHz		70		uв
Multiplying Bandwidth		V <sub>REF</sub> = 0.5Vp-p, 3dB bandwidth		380		kHz
Wideband Amplifier Noise				60		μV <sub>RMS</sub>
POWER SUPPLIES						
Power-Supply Voltage	Vdd		4.5		5.5	V
Supply Current	מסן	MAX534C/E		0.8	1.3	m۸
	עטי	MAX534M		0.8 1.5		— mA
Shutdown Current				2.5	10	μΑ

#### **TIMING CHARACTERISTICS**

(V<sub>DD</sub> = +4.5V to +5.5V, V<sub>REF</sub> = 4.096V, AGND = DGND = 0V, C<sub>DOUT</sub> = 100pF, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at V<sub>DD</sub> = +5V and T<sub>A</sub> = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
V <sub>DD</sub> Rise to CS Fall Setup Time	hipoc	MAX534C/E			50	UE	
(Note 4)	tvdcs	MAX534M			60	μs	
LDAC Pulse Width Low	ti dac	MAX534C/E	40	20		ns	
EDAC Pulse width Low	LDAC	MAX534M	50	25		115	
CS Rise to LDAC Fall Setup	tou	MAX534C/E	40			ns	
Time (Note 7)	tCLL	MAX534M	50			115	
CLR Pulse Width Low	tci w	MAX534C/E	40	20		ns	
	ICLW	MAX534M	50	25		115	
CS Pulse Width High	toow	MAX534C/E	90			nc	
	tcsw	MAX534M	100			ns	

**WIXIW** 

**MAX534** 

#### TIMING CHARACTERISTICS (continued)

 $(V_{DD} = +4.5V \text{ to } +5.5V, V_{REF} = 4.096V, AGND = DGND = 0V, C_{DOUT} = 100pF, T_A = T_{MIN} \text{ to } T_{MAX}$ , unless otherwise noted. Typical values are at  $V_{DD} = +5V$  and  $T_A = +25^{\circ}C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
SERIAL-INTERFACE TIMING							
SCLK Clock Frequency (Note 8)	fci k	MAX534C/E			10	MHz	
SCEN Clock Frequency (Note 8)	ICLK	MAX534M			8.3		
SCLK Pulse Width High	tсн	MAX534C/E	40			ns	
SCER Pulse Width High	I CH	MAX534M	50			115	
SCLK Pulse Width Low	tci	MAX534C/E	40			ns	
SCEN Pulse Width LOW	ICL	MAX534M	50			115	
CS Fall to SCLK Rise Setup	taaa	MAX534C/E	40			ns	
Time	tcss	MAX534M	50			115	
SCLK Rise to $\overline{\text{CS}}$ Rise Hold Time	tсsн		0			ns	
		MAX534C/E	40				
DIN to SCLK Rise to Setup Time	t <sub>DS</sub>	MAX534M	50			ns	
DIN to SCLK Rise to Hold Time	tDH		0			ns	
SCLK Rise to DOUT Valid	t <sub>DO1</sub>	MAX534C/E			200	ns	
Propagation Delay (Note 9)	1001	MAX534M			230	115	
SCLK Fall to DOUT Valid	tDO2	MAX534C/E			210	ns	
Propagation Delay (Note 10)		MAX534M			250	1 115	
SCI K Diag to CC Fall Dalay	topp	MAX534C/E	40			ns	
SCLK Rise to $\overline{CS}$ Fall Delay	tCS0	MAX534M	50			1 115	
CS Rise to SCLK Rise Setup	tcs1	MAX534C/E	40			ns	
Time	I ICST	MAX534M	50			1 115	

Note 1: INL and DNL are measured with R<sub>L</sub> referenced to ground. Nonlinearity is measured from the first code that is greater than or equal to the maximum offset specification to code FF hex (full scale). See DAC Linearity and Voltage Offset section.

Note 2: V<sub>REF</sub> = 4Vp-p, 10kHz. Channel-to-channel isolation is measured by setting one DAC's code to FF hex and setting all other DAC's codes to 00 hex.

- Note 3:  $V_{REF} = 4V_{p-p}$ , 10kHz. DAC code = 00 hex.
- Note 4: Guaranteed by design, not production tested.
- Note 5: Output settling time is measured from the 50% point of the rising edge of CS to 1/2LSB of Vour's final value.
- Note 6: Digital crosstalk is defined as the glitch energy at any DAC output in response to a full-scale step change on any other DAC.
- Note 7: If  $\overline{LDAC}$  is activated prior to  $\overline{CS}$ 's rising edge, it must stay low for  $t_{LDAC}$  or longer after  $\overline{CS}$  goes high.
- Note 8: When DOUT is not used. If DOUT is used, f<sub>CLK</sub> max is 4MHz, due to the SCLK to DOUT propagation delay.


Note 9: Serial data clocked out at SCLK's rising edge (measured from 50% of the clock edge to 20% or 80% of VDD).

Note 10: Serial data clocked out at SCLK's falling edge (measured from 50% of the clock edge to 20% or 80% of VDD).

M/IXI/N

4

**MAX534** 



MAX534

		Pin Description
PIN	NAME	FUNCTION
1	OUTB	DAC B Voltage Output
2	OUTA	DAC A Voltage Output
3	REF	Reference-Voltage Input
4	UPO	Software-Programmable Logic Output
5	PDE	Power-Down Enable. Must be high to allow software shutdown mode.
6	LDAC	Load DAC Input (active low). Driving this asynchronous input low (level sensitive) transfers the contents of each input latch to its respective DAC latch.
7	CLR	Clear DAC Input (active low). Driving CLR low asynchronously clears the input and DAC registers, and sets all DAC outputs to zero.
8	DOUT	Serial Data Output. Sinks and sources current. Data at DOUT can be clocked out on the rising or falling edge of SCLK (Table 1).
9	CS	Chip-Select Input (active low). Data is shifted in and out when $\overline{CS}$ is low. Programming commands are executed when $\overline{CS}$ returns high.
10	SCLK	Serial Clock Input. Data is clocked in on the rising edge and clocked out on the falling (default) or rising edge ( $A0 = A1 = 1$ , see Table 1).
11	DIN	Serial Data Input. Data is clocked in on the rising edge of SCLK.
12	DGND	Digital Ground
13	Vdd	Power Supply, +4.5V to +5.5V
14	AGND	Analog Ground
15	OUTD	DAC D Voltage Output
16	OUTC	DAC C Voltage Output

ΜΙΧΙΜ





Figure 1. 3-Wire Interface Timing







### \_Detailed Description

+5V, Low-Power, 8-Bit Quad DAC with Rail-to-Rail Output Buffers

#### Serial Interface


At power-on, the serial interface and all digital-toanalog converters (DACs) are cleared and set to code zero. The serial data output (DOUT) is set to transition on SCLK's falling edge.

The MAX534 communicates with microprocessors through a synchronous, full-duplex, 3-wire interface (Figure 1). Data is sent MSB first and can be transmitted in one 4-bit and one 8-bit (byte) packet or in one 12-bit word. If a 16-bit word is used, the first four bits are ignored. A 4-wire interface adds a line for LDAC and allows asynchronous updating. The serial clock (SCLK) synchronizes the data transfer. Data is transmitted and received simultaneously.

Figure 2 shows the detailed serial-interface timing. Please note that the clock should be low if it is stopped between updates. DOUT does not go into a high-impedance state if the clock idles or CS is high.

Serial data is clocked into the data registers in MSB-first format, with the address and configuration information preceding the actual DAC data. Data is clocked in on SCLK's rising edge while CS is low. Data at DOUT is clocked out 12 clock cycles later, either at SCLK's falling edge (default or mode 0) or rising edge (mode 1).

Chip select  $\overline{(CS)}$  must be low to enable the DAC. If  $\overline{CS}$  is high, the interface is disabled and DOUT remains unchanged.  $\overline{CS}$  must go low at least 40ns before the first rising edge of the clock pulse to properly clock in the first bit. With  $\overline{CS}$  low, data is clocked into the MAX534's internal shift register on the rising edge of the external serial clock. Always clock in the full 12 bits because each time  $\overline{CS}$  goes high the bits currently in the input shift register are interpreted as a command. SCLK can be driven at rates up to 10MHz.



#### Figure 3. Serial Input Format

#### Serial Input Data Format and Control Codes

The 12-bit serial input format shown in Figure 3 comprises two DAC address bits (A1, A0), two control bits (C1, C0), and eight bits of data (D7...D0).

The 4-bit address/control code configures the DAC as shown in Table 1.

#### Load Input Register, DAC Registers Unchanged (Single Update Operation)

A1	A0	C1	C0	D7	D6	D5	D4	D3	D2	D1	D0		
Address 0 1				8-Bit Data									
(LDA	(LDAC = H)												

When performing a single update operation, A1 and A0 select the respective input register. At the rising edge of  $\overline{CS}$ , the selected input register is loaded with the current shift-register data. All DAC outputs remain unchanged. This preloads individual data in the input register without changing the DAC outputs.

#### Load Input and DAC Registers

						-				-	
A1	A0	C1	C0	D7	D6	D5	D4	D3	D2	D1	D0
Add	ress	1	1	8-Bit Data							

#### $(\overline{LDAC} = H)$

This command directly loads the selected DAC register at  $\overline{\text{CS}}$ 's rising edge. A1 and A0 set the DAC address. Current shift-register data is placed in the selected input and DAC registers.

For example, to load all four DAC registers simultaneously with individual settings (DAC A = 1V, DAC B = 2V, DAC C = 3V, and DAC D = 4V), four commands are required. First, perform three single input register update operations for DACs A, B, and C (C1 = 0). The final command loads input register D and updates all four DAC registers from their respective input registers.

#### Software "LDAC " Command

A1	A0	C1	C0	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	Х	Х	Х	Х	Х	Х	Х	Х

#### $(\overline{LDAC} = 1)$

When this command is initiated, all DAC registers are updated with the contents of their respective input registers at  $\overline{CS}$ 's rising edge. With the exception of using  $\overline{CS}$  to execute, this performs the same function as the asynchronous  $\overline{LDAC}$ .

#### M/IXI/N

				• •		
	1	2-BIT SEF	RIAL WOR	D	LDAC	FUNCTION
A1	A0	C1	C0	D7 D0	LUAC	FORCHON
0	0	0	1	8-bit DAC data	1	Load input register A; all DAC outputs unchanged.
0	1	0	1	8-bit DAC data	1	Load input register B; all DAC outputs unchanged.
1	0	0	1	8-bit DAC data	1	Load input register C; all DAC outputs unchanged.
1	1	0	1	8-bit DAC data	1	Load input register D; all DAC outputs unchanged.
0	0	1	1	8-bit DAC data	1	Load input register A; all DAC outputs updated
0	1	1	1	8-bit DAC data	1	Load input register B; all DAC outputs updated
1	0	1	1	8-bit DAC data	1	Load input register C; all DAC outputs updated
1	1	1	1	8-bit DAC data	1	Load input register D; all DAC outputs updated.
0	1	0	0	****	1	Software LDAC commands. Update all DACs from their respective input registers. Also bring the part out of shutdown mode.
1	0	0	0	8-bit DAC data	х	Load all DACs with shift-register data. Also bring the part out of shutdown mode.
1	1	0	0	X X X X X X X X X	Х	Software shutdown (provided PDE is high)
0	0	1	0	X X X X X X X X X	Х	UPO goes low.
0	1	1	0	X X X X X X X X X	Х	UPO goes high.
0	0	0	0	X X X X X X X X X	Х	No operation (NOP); shift data in shift registers.
1	1	1	0	****	х	Set DOUT phase—SCLK rising (mode 1). DOUT clocked out on rising edge of SCLK. All DACs updated from their respective input registers.
1	0	1	0	****	х	Set DOUT phase—SCLK falling (mode 0). DOUT clocked out on falling edge of SCLK. All DACs up- dated from their respective registers (default).

#### Table 1. Serial-Interface Programming Commands

#### Load All DACs with Shift-Register Data

A1	A0	C1	C0	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	8-Bit Data							

 $(\overline{LDAC} = X)$ 

When this command is initiated, all four DAC registers are updated with shift-register data. This command allows all DACs to be set to any analog value within the reference range. It can be used to substitute CLR if code 00 hex is programmed, which clears all DACs.

#### Software Shutdown

A1	A0	C1	C0	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	0	Х	х	Х	Х	х	Х	х	Х

 $(\overline{LDAC} = X, PDE = H)$ 

This command shuts down all output buffer amplifiers, reducing supply current to 10µA max.

#### User-Programmable Output (UPO)

A1	A0	C1	C0	D7	D6	D5	D4	D3	D2	D1	D0	UPO Output
0	0	1	0	х	х	Х	х	Х		Х	Х	Low
0	1	1	0	х	Х	Х	Х	х	Х	Х	х	High

 $(\overline{LDAC} = X)$ 

This command initiates the user-programmable logic output for controlling another device across an isolated interface. Example devices are gain control of an amplifier and a polarity output for a motor speed control.

#### No Operation (NOP)

A1	A0	C1	C0	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	Х	Х	Х	Х	Х	Х	Х	х
$\overline{(\text{LDAC}} = X)$											

The NOP command (no operation) allows data to be shifted through the MAX534 shift register without affecting the input or DAC registers. This is useful in daisy chaining (also see the *Daisy Chaining Devices* section).

M/X/W

9

**MAX534** 

For this command, the data bits are "Don't Cares." As an example, three MAX534s are daisy chained (A, B, and C), and devices A and C need to be updated. The 36-bit-wide command would consist of one 12-bit word for device C, followed by an NOP instruction for device B and a third 12-bit word with data for device A. At CS's rising edge, device B will not change state.

#### Set DOUT Phase—SCLK Rising (Mode 1)

A1	A0	C1	C0	D7	D6	D5	D4	D3	D2	D1	D0
1	1	1	0	Х	Х	Х	Х	х	Х	Х	х
$\overline{(LDAC} = x)$											

The mode 1 command resets the serial-output DOUT to transition at SCLK's rising edge. Once this command is issued, DOUT's phase is latched and will not change except on power-up or if the specific command to set the phase to falling edge is issued.

This command also loads all DAC registers with the contents of their respective input registers, and is identical to the "LDAC" command.

A1	A0	C1	C0	D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	0	Х	Х	Х	Х	Х	Х	Х	Х

 $(\overline{LDAC} = x)$ 

This command resets DOUT to transition at SCLK's falling edge. The same command also updates all DAC registers with the contents of their respective input registers, identical to the "LDAC" command.

#### LDAC Operation (Hardware)

LDAC is typically used in 4-wire interfaces (Figure 7). This command is level sensitive, and allows asynchronous hardware control of the DAC outputs. With LDAC low the DAC registers are transparent, and any time an input register is updated, the DAC output immediately follows.

#### Clear DACs with CLR

Strobing the  $\overline{\text{CLR}}$  pin low causes an asynchronous clear of input and DAC registers and sets all DAC outputs to zero. Similar to the LDAC pin,  $\overline{\text{CLR}}$  can be invoked at any time, typically when the device is not selected ( $\overline{\text{CS}}$  = H). When the DAC data is all zeros, this function is equivalent to the "Update all DACs from Shift Registers" command.

#### Serial Data Output

DOUT is the internal shift register's output. DOUT can be programmed to clock out data on SCLK's falling edge (mode 0) or rising edge (mode 1). In mode 0, output data lags input data by 12.5 clock cycles, maintaining compatibility with Microwire and SPI. In mode 1, output data lags input data by 12 clock cycles. On power-up, DOUT defaults to mode 0 timing. DOUT never three-states; it always actively drives either high or low and remains unchanged when CS is high.




Figure 4. Connections for Microwire




Figure 5. Connections for SPI/QSPI

#### Interfacing to the Microprocessor

The MAX534 is Microwire<sup>TM</sup> and SPI<sup>TM</sup>/QSPI<sup>TM</sup> compatible (Figures 4 and 5). For SPI and QSPI, clear the CPOL and CPHA configuration bits (CPOL = CPHA = 0). The SPI/QSPI CPOL = CPHA = 1 configuration can also be used if the DOUT output is ignored.

The MAX534 can interface with Intel's 80C5X/80C3X family in mode 0 if the SCLK clock polarity is inverted. More universally, if a serial port is not available, three lines from one of the parallel ports can be used for bit manipulation.

Digital feedthrough at the voltage outputs is greatly minimized by operating the serial clock only to update the registers. The clock idle state is low.

#### Daisy-Chaining Devices

Any number of MAX534s can be daisy-chained by connecting DOUT of one device to DIN of the following device in the chain. The NOP instruction (Table 1) allows data to be passed from DIN to DOUT without changing the input or DAC registers of the passing device. A 3-wire interface updates daisy-chained or individual MAX534s simultaneously by bringing  $\overline{CS}$ high (Figure 6).

### Analog Section

#### DAC Operation

MAX53

Δ

The MAX534 uses a matrix decoding architecture for the DACs, which saves power in the overall system. The external reference voltage is divided down by a resistor string placed in a matrix fashion. Row and column decoders select the appropriate tab from the resistor string to provide the needed analog voltages. The resistor string presents a code-independent input impedance to the reference and guarantees a monotonic output. Figure 8 shows a simplified diagram of the four DACs.

#### Reference Input

The voltage at REF sets the full-scale output voltage for all four DACs. The 460k $\Omega$  typical input impedance at REF is code independent. The output voltage for any DAC can be represented by a digitally programmable voltage source as follows:

#### $V_{OUT} = (NB \times V_{REF}) / 256$

where NB is the numerical value of the DAC's binary input code.




Figure 6. Daisy-chained or individual MAX534s are simultaneously updated by bringing  $\overline{CS}$  high. Only three wires are required.

**MIXIM** 






Figure 7. Multiple MAX534s sharing one DIN line. Simultaneously update by strobing  $\overline{LDAC}$ , or specifically update by enabling an individual  $\overline{CS}$ .




Figure 8. DAC Simplified Circuit Diagram

#### **Output Buffer Amplifiers**

All MAX534 voltage outputs are internally buffered by precision unity-gain followers that slew at about 0.6V/µs. The outputs can swing from GND to V<sub>DD</sub>. With a 0V to +4V (or +4V to 0V) output transition, the amplifier outputs will typically settle to 1/2LSB in 8µs when loaded with 10k $\Omega$  in parallel with 100pF.

The buffer amplifiers are stable with any combination of resistive ( $\geq 10k\Omega$ ) or capacitive loads.

#### Applications Information

#### DAC Linearity and Voltage Offset

The output buffer can have a negative input offset voltage that would normally drive the output negative, but since there is no negative supply the output stays at 0V (Figure 9). When linearity is determined using the endpoint method, it is measured between zero code (all inputs 0) and full-scale code (all inputs 1) after offset and gain error are calibrated out. However, in singlesupply operation the next code after zero may not change the output, so the lowest code that produces a positive output is the lower endpoint.

#### **Power Sequencing**

The voltage applied to REF should not exceed V<sub>DD</sub> at any time. If proper power sequencing is not possible, connect an external Schottky diode between REF and V<sub>DD</sub> to ensure compliance with the absolute maximum ratings. Do not apply signals to the digital inputs before the device is fully powered up.

#### Power-Supply Bypassing and Ground Management

Connect AGND and DGND together at the IC. This ground should then return to the highest-quality ground available. Bypass VDD with a  $0.1\mu$ F capacitor, located as close to VDD and DGND as possible.




Figure 9. Effect of Negative Offset (Single Supply)

Careful PC board layout minimizes crosstalk among DAC outputs and digital inputs. Figure 10 shows suggested circuit board layout to minimize crosstalk.

#### Unipolar-Output, Two-Quadrant Multiplication

MAX53

4

In unipolar operation, the output voltages and the reference input are the same polarity. Figure 11 shows the MAX534 unipolar configuration, and Table 2 shows the unipolar code.




Figure 10. Suggested PC Board Layout for Minimizing Crosstalk (Bottom View)




Figure 11. Unipolar Output Circuit


M/IXI/N

**MAX534** 

### Table 2. Unipolar Code Table

DAC CO	NTENTS	ANALOG
MSB	LSB	OUTPUT
1111	1111	$+V_{\text{REF}}\left(\frac{255}{256}\right)$
1000	0001	$+V_{\text{REF}}\left(\frac{129}{256}\right)$
1000	0000	$+V_{\text{REF}}\left(\frac{128}{256}\right) = +\frac{V_{\text{REF}}}{2}$
0111	1111	$+V_{\text{REF}}\left(\frac{127}{256}\right)$
0000	0001	$+V_{\text{REF}}\left(\frac{1}{256}\right)$
0000	0000	OV

**Note:** 1LSB =  $(V_{REF}) (2^{-8}) = +V_{REF} (\frac{1}{256})$ 





### Functional Diagram

\_Chip Information

TRANSISTOR COUNT: 6821

#### Package Information





Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

\_\_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600

© 1996 Maxim Integrated Products

16

Printed USA

**MAXIM** is a registered trademark of Maxim Integrated Products.

### **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

MAX534BCEE+ MAX534BEEE+ MAX534ACEE+ MAX534AEEE+ MAX534BCEE+ MAX534BCEE+T MAX534ACEE+T MAX534AEEE+T MAX534AEEE+T MAX534BEEE+T MAX534BEE+T MAX534BEF+T M