# **TABLE OF CONTENTS**



### <span id="page-0-0"></span>**REVISION HISTORY**





## <span id="page-1-0"></span>**SPECIFICATIONS**

 $V_{CC} = V_{TTI} = V_{TTO} = 3.3$  V,  $V_{EE} = 0$  V,  $R_L = 50$   $\Omega$ , two outputs active with no pre-emphasis, data rate = 3.2 Gbps, ac-coupled, PRBS7 test pattern,  $V_{ID}$  = 800 mV p-p, T<sub>A</sub> = 25°C, unless otherwise noted.<sup>1</sup>

<span id="page-1-1"></span>

 $1$  V<sub>ID</sub>: Input differential voltage swing.

### <span id="page-2-0"></span>**I 2 C TIMING SPECIFICATIONS**





## <span id="page-3-0"></span>ABSOLUTE MAXIMUM RATINGS

### **Table 3.**



Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### <span id="page-3-1"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# <span id="page-4-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



**NOTES 1. EPAD NEEDS TO BE ELECTRICALLY CONNECTED TO VEE.** 06393-002

*Figure 3. Pin Configuration*



# <span id="page-5-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{\text{CC}} = V_{\text{TTI}} = V_{\text{TTO}} = 3.3 \text{ V}, V_{\text{EE}} = 0 \text{ V}, R_{\text{L}} = 50 \Omega$ , two outputs active with no pre-emphasis, high EQ, data rate = 3.2 Gbps, ac-coupled, PRBS7 test pattern,  $V_{ID} = 800$  mV p-p,  $T_A = 25$ °C, unless otherwise noted.

<span id="page-5-1"></span>

06393-015





<span id="page-6-0"></span>

Figure 8. 3.2 Gbps Input Eye, 20 Inch FR4 Input Channel (TP2 fro[m Figure 7\)](#page-6-0) 



Figure 9. 3.2 Gbps Input Eye, 40 Inch FR4 Input Channel (TP2 fro[m Figure 7\)](#page-6-0) 



Figure 10. 3.2 Gbps Output Eye, 20 Inch FR4 Input Channel, High EQ (TP3 fro[m Figure 7\)](#page-6-0) 



Figure 11. 3.2 Gbps Output Eye, 40 Inch FR4 Input Channel, High EQ (TP3 fro[m Figure 7\)](#page-6-0) 

## Data Sheet **AD8153**



06393-017

<span id="page-7-0"></span>

Figure 13. 3.2 Gbps Output Eye, Pre-Channel, PE = 2 (TP2 fro[m Figure 12\)](#page-7-0) 



Figure 14. 3.2 Gbps Output Eye, Pre-Channel, PE = 3 (TP2 fro[m Figure 12\)](#page-7-0) 



Figure 15. 3.2 Gbps Output Eye, 20 Inch FR4 Output Channel, PE = 2 (TP3 fro[m Figure 12\)](#page-7-0) 



Figure 16. 3.2 Gbps Output Eye, 40 Inch FR4 Output Channel, PE = 3 (TP3 fro[m Figure 12\)](#page-7-0) 



*Figure 19. Jitter vs. Differential Input Swing*

*Figure 22. Jitter vs. Input Common-Mode Voltage*

## Data Sheet **AD8153**



*Figure 25. Propagation Delay vs. Core Supply Voltage*

*Figure 28. Propagation Delay vs. Temperature*



*Figure 29. Eye Height vs. Core Supply Voltage*



## <span id="page-11-0"></span>THEORY OF OPERATION

Th[e AD8153 c](http://www.analog.com/AD8153?doc=AD8153.pdf)onsists of a 2:1 multiplexer and a 1:2 demultiplexer. There are three operating modes: pin mode, serial mode, and mixed mode. In pin mode, lane switching, equalization, and pre-emphasis are controlled using external pins. In serial mode, an I<sup>2</sup>C interface is used to control the device and to provide access to advanced features, such as additional pre-emphasis settings and output disable. In mixed mode, the user accesses the advanced features using  $I^2C$  but controls lane switching using external pins.

### <span id="page-11-1"></span>**SWITCH CONFIGURATIONS**

On the demultiplexer side, the [AD8153 r](http://www.analog.com/AD8153?doc=AD8153.pdf)elays received data on Input Port C to Output Port A and/or Output Port B, depending on the state of the BICAST and SEL bits. On the multiplexer

side, the device relays received data on either Input Port A or Input Port B to Output Port C, depending on the state of the SEL bit.

When bicast mode is off, the outputs of either Port A or Port B are in an idle state. In the idle state, the output tail current is set to 0, and the P and N sides of the lane are pulled up to the output termination voltage through the on-chip termination resistors.

The device also supports loopback on all ports, illustrated in [Figure 31.](#page-11-2) Enabling loopback on any port overrides configurations set by the BICAST and SEL control bits. [Table 5 s](#page-11-3)ummarizes the possible switch configurations.

The [AD8153 o](http://www.analog.com/AD8153?doc=AD8153.pdf)utput disable feature can be used to force an output into the idle (powered-down) state. This feature is only accessible through the serial control interface.



Figure 31. Loopback Configurations

<span id="page-11-3"></span><span id="page-11-2"></span>





### <span id="page-12-0"></span>**RECEIVE EQUALIZATION**

In backplane applications, the [AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) needs to compensate for signal degradation caused by long traces. The device supports two levels of input equalization, configured on a per-port basis. [Table 6](#page-12-2) summarizes the high-frequency asymptotic gain boost for each setting.

### <span id="page-12-2"></span>**Table 6. Receive Equalization Settings**



### <span id="page-12-1"></span>**TRANSMIT PRE-EMPHASIS**

Transmitter pre-emphasis levels can be set by pin control or through the control registers when using the  $I^2C$  interface. Pin control allows two settings of PE. The control registers provide two additional settings.

### **Table 7. Pre-Emphasis Settings**



## <span id="page-13-0"></span>I 2 C SERIAL CONTROL INTERFACE **REGISTER SET**

<span id="page-13-1"></span>The [AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) can be controlled in one of three modes: pin mode, serial mode, and mixed mode. In pin mode, th[e AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) control is derived from the package pins, whereas in serial mode a set of internal registers controls th[e AD8153.](http://www.analog.com/AD8153?doc=AD8153.pdf) There is also a mixed mode where switching is controlled via external pins, and equalization and pre-emphasis are controlled via the internal registers. The methods for writing data to and reading data from th[e AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) are described in the I 2 [C Data Write](#page-14-0) section and the I 2 [C Data Read](#page-15-0) section.

The mode is controlled via the MODE pin. To set the part in pin mode, MODE should be driven low to VEE. When MODE is driven high to VCC, the part is set to serial or mixed mode.

In pin mode, all controls are derived from the external pins. In serial mode, each channel's equalization and pre-emphasis are controlled only through the registers, as described i[n Table 8.](#page-13-3) Additionally, further functionality is available in serial mode as each channel's output can be enabled/disabled with the Output Enable control bits, which is not possible in pin mode. To change the switching in th[e AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) to serial mode, the mask bits (Register 0x00) must be set to 1 by writing the value 0x1F to this register, as explained in the following sections. Once all the mask bits are set to 1, switching is controlled via the LB\_A, LB\_B, LB\_C, SEL, and BICAST bits in the register set.

In mixed mode, each channel's equalization and pre-emphasis are controlled through the registers as described above. The switching, however, can be controlled using either the external

pins or the internal register set. The source of the control is selected using the mask bits (Register 0x00). If a mask bit is set to 0, the external pin acts as the source for that specific control. If a mask bit is set to 1, the associated internal register acts as the source for that specific control. As an example, if Register 0x00 were set to the value 0x0C, the SEL and LB\_C controls would come from the internal register set (Bit 0 of Register 0x04 and Bit 3 of Register 0x03, respectively), and the BICAST, LB\_A, and LB\_B controls would come from the external pins.

### <span id="page-13-2"></span>**GENERAL FUNCTIONALITY**

The [AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) register set is controlled through a 2-wire I<sup>2</sup>C interface. Th[e AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) acts only as an I<sup>2</sup>C slave device. Therefore, the I<sup>2</sup>C bus in the system needs to include an I<sup>2</sup>C master to configure the  $AD8153$  and other I<sup>2</sup>C devices that may be on the bus. When the MODE pin is set to a Logic 1, data transfers are controlled through the use of the two I<sup>2</sup>C wires: the input clock pin, SCL, and the bidirectional data pin, SDA.

The [AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) I<sup>2</sup>C interface can be run in the standard (100 kHz) and fast (400 kHz) modes. The SDA line only changes value when the SCL pin is low with two exceptions. To indicate the beginning or continuation of a transfer, the SDA pin is driven low while the SCL pin is high, and to indicate the end of a transfer, the SDA line is driven high while the SCL line is high. Therefore, it is important to control the SCL clock to only toggle when the SDA line is stable unless indicating a start, repeated start, or stop condition.



### <span id="page-13-3"></span>**Table 8. Register Map**

### <span id="page-14-0"></span>**I 2 C DATA WRITE**

To write data to the [AD8153 r](http://www.analog.com/AD8153?doc=AD8153.pdf)egister set, a microcontroller, or any other I<sup>2</sup>C master, needs to send the appropriate control signals to the [AD8153 s](http://www.analog.com/AD8153?doc=AD8153.pdf)lave device. The steps that need to be followed are listed below, where the signals are controlled by the I 2 C master unless otherwise specified. A diagram of the procedure is shown in [Figure 32.](#page-14-1) 

- 1. Send a start condition (while holding the SCL line high, pull the SDA line low).
- 2. Send th[e AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) part address (seven bits) whose upper four bits are the static value b1001 and whose lower three bits are controlled by the input pins I2C\_A[2:0]. This transfer should be MSB first.
- 3. Send the write indicator bit (0).
- 4. Wait for th[e AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) to acknowledge the request.
- 5. Send the register address (eight bits) to which data is to be written. This transfer should be MSB first.
- 6. Wait for th[e AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) to acknowledge the request.
- 7. Send the data (eight bits) to be written to the register whose address was set in Step 5. This transfer should be MSB first.
- 8. Wait for th[e AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) to acknowledge the request.
- 9. Send a stop condition (while holding the SCL line high, pull the SDA line high) and release control of the bus.
- 10. Send a repeated start condition (while holding the SCL line high, pull the SDA line low) and continue with Step 2 in this procedure to perform another write.
- 11. Send a repeated start condition (while holding the SCL line high, pull the SDA line low) and continue with Step 2 of the read procedure (in the I<sup>2</sup>[C Data Read](#page-15-0) section) to perform a read from another address.
- 12. Send a repeated start condition (while holding the SCL line high, pull the SDA line low) and continue with step 8 of the read procedure (in the I<sup>2</sup>[C Data Read](#page-15-0) section) to perform a read from the same address set in Step 5.

The [AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) write process is shown in [Figure 32.](#page-14-1) The SCL signal is shown along with a general write operation and a specific example. In the example, data 0x92 is written to Address 0x6D of a[n AD8153 p](http://www.analog.com/AD8153?doc=AD8153.pdf)art with a part address of 0x4B. The part address is seven bits wide and is composed of the [AD8153 s](http://www.analog.com/AD8153?doc=AD8153.pdf)tatic upper four bits (b1001) and the pin programmable lower three bits (I2C\_ADDR[2:0]). In this example, the I2C\_ADDR bits are set to b011. I[n Figure 32,](#page-14-1) the corresponding step number is visible in the circle under the waveform. The SCL line is driven by the I<sup>2</sup>C master and never by th[e AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) slave. As for the SDA line, the data in the shaded polygons is driven by th[e AD8153,](http://www.analog.com/AD8153?doc=AD8153.pdf) whereas the data in the nonshaded polygons is driven by the  $I^2C$  master. The end phase case shown is that of 9a.

It is important to note that the SDA line only changes when the SCL line is low, except for the case of sending a start, stop, or repeated start condition, Step 1 and Step 9 in this case.

<span id="page-14-1"></span>

### <span id="page-15-0"></span>**I 2 C DATA READ**

To read data from th[e AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) register set, a microcontroller, or any other I<sup>2</sup>C master, needs to send the appropriate control signals to the [AD8153 s](http://www.analog.com/AD8153?doc=AD8153.pdf)lave device. The steps to be followed are listed below, where the signals are controlled by the I<sup>2</sup>C master unless otherwise specified. A diagram of the procedure can be seen in [Figure 33.](#page-15-1) 

- 1. Send a start condition (while holding the SCL line high, pull the SDA line low).
- 2. Send th[e AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) part address (seven bits) whose upper four bits are the static value b1001 and whose lower three bits are controlled by the input pins I2C\_ADDR[2:0]. This transfer should be MSB first.
- 3. Send the write indicator bit (0).
- 4. Wait for th[e AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) to acknowledge the request.
- 5. Send the register address (eight bits) from which data is to be read. This transfer should be MSB first. The register address is kept in memory in th[e AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) until the part is reset or the register address is written over with the same procedure (Step 1 to Step 6).
- 6. Wait for th[e AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) to acknowledge the request.
- 7. Send a repeated start condition (while holding the SCL line high, pull the SDA line low).
- 8. Send th[e AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) part address (seven bits) whose upper four bits are the static value b1001 and whose lower three bits are controlled by the input pins I2C\_ADDR[1:0]. This transfer should be MSB first.
- 9. Send the read indicator bit (1).
- 10. Wait for th[e AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) to acknowledge the request.
- 11. Th[e AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) then serially transfers the data (eight bits) held in the register indicated by the address set in Step 5.
- 12. Acknowledge the data.
- 13. Send a stop condition (while holding the SCL line high, pull the SDA line high) and release control of the bus.
- 14. Send a repeated start condition (while holding the SCL line high, pull the SDA line low) and continue with Step 2 of the write procedure (see the I<sup>2</sup>[C Data Write](#page-14-0) section) to perform a write.
- 15. Send a repeated start condition (while holding the SCL line high, pull the SDA line low) and continue with Step 2 of this procedure to perform a read from another address.
- 16. Send a repeated start condition (while holding the SCL line high, pull the SDA line low) and continue with Step 8 of this procedure to perform a read from the same address.

The [AD8153 r](http://www.analog.com/AD8153?doc=AD8153.pdf)ead process is shown i[n Figure 33.](#page-15-1) The SCL signal is shown along with a general read operation and a specific example. In the example, Data 0x49 is read from Address 0x6D of a[n AD8153 p](http://www.analog.com/AD8153?doc=AD8153.pdf)art with a part address of 0x4B. The part address is seven bits wide and is composed of the [AD8153 s](http://www.analog.com/AD8153?doc=AD8153.pdf)tatic upper four bits (b1001) and the pin programmable lower three bits (I2C\_ADDR[2:0]). In this example, the I2C\_ADDR bits are set to b011. In [Figure 33,](#page-15-1) the corresponding step number is visible in the circle under the waveform. The SCL line is driven by the I<sup>2</sup>C master and never by th[e AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) slave. As for the SDA line, the data in the shaded polygons is driven by th[e AD8153,](http://www.analog.com/AD8153?doc=AD8153.pdf) whereas the data in the nonshaded polygons is driven by the  $I<sup>2</sup>C$ master. The end phase case shown is that of 13a.

It is important to note that the SDA line only changes when the SCL line is low, except for the case of sending a start, stop, or repeated start condition, as in Step 1, Step 7, and Step 13. In [Figure 33,](#page-15-1) A is the same as ACK i[n Figure 32.](#page-14-1) Equally, Sr represents a repeated start where the SDA line is brought high before SCL is raised. SDA is then dropped while SCL is still high.

<span id="page-15-1"></span>

## <span id="page-16-0"></span>APPLICATIONS INFORMATION

The main application of the [AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) is to support redundancy on both the backplane side and the line interface side of a serial link. [Figure 34](#page-16-1) illustrates redundancy in a typical backplane system. Each line card is connected to two switch fabrics (primary and redundant). The device can be configured to support either  $1 + 1$  or 1:1 redundancy.

Another application for the [AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) is in test equipment for evaluating high speed serial links[. Figure 36](#page-16-2) illustrates a possible application of the [AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) in a simple link tester.



*Figure 34. Switch Redundancy Application*

<span id="page-16-1"></span>

*Figure 35. Line Interface Redundancy Application*



<span id="page-16-2"></span>*Figure 36. Test Equipment Application*

## <span id="page-17-0"></span>PCB DESIGN GUIDELINES

Proper RF PCB design techniques must be used for optimal performance.

### *Power Supply Connections and Ground Planes*

Use of one low impedance ground plane is recommended. The VEE pins should be soldered directly to the ground plane to reduce series inductance. If the ground plane is an internal plane and connections to the ground plane are made through vias, multiple vias can be used in parallel to reduce the series inductance. The exposed pad should be connected to the VEE plane using plugged vias so that solder does not leak through the vias during reflow.

Use of a 10 µF electrolytic capacitor between VCC and VEE is recommended at the location where the 3.3 V supply enters the PCB. It is recommended that 0.1 µF and 1 nF ceramic chip capacitors be placed in parallel at each supply pin for high frequency power supply decoupling. When using 0.1 µF and 1 nF ceramic chip capacitors, they should be placed between the IC power supply pins (VCC, VTTI, VTTO) and VEE, as close as possible to the supply pins.

By using adjacent power supply and GND planes, excellent high frequency decoupling can be realized by using close spacing between the planes. This capacitance is given by

*CPLANE* = 0.88*εr A/d* (pF)

where:

<sup>ε</sup>*<sup>r</sup>* is the dielectric constant of the PCB material.  $A$  is the area of the overlap of power and GND planes ( $\text{cm}^2$ ). *d* is the separation between planes (mm).

For FR4,  $\varepsilon_r$  = 4.4 and 0.25 mm spacing,  $C \sim 15 \text{ pF/cm}^2$ .

### *Transmission Lines*

Use of 50  $\Omega$  transmission lines is required for all high frequency input and output signals to minimize reflections. It is also necessary for the high speed pairs of differential input traces to be matched in length, as well as the high speed pairs of differential output traces, to avoid skew between the differential traces.

### *Soldering Guidelines for Chip Scale Package*

The lands on the 32-lead LFCSP are rectangular. The printed circuit board pad for these should be 0.1 mm longer than the package land length and 0.05 mm wider than the package land width. The land should be centered on the pad. This ensures that the solder joint size is maximized. The bottom of the chip scale package has a central exposed pad. The pad on the printed circuit board should be at least as large as this exposed pad. The user must connect the exposed pad to VEE using plugged vias so that solder does not leak through the vias during reflow. This ensures a solid connection from the exposed pad to VEE.

## <span id="page-18-0"></span>INTERFACING TO THE [AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf)

### <span id="page-18-1"></span>**TERMINATION STRUCTURES**

To determine the best strategy for connecting to the high speed pins of the [AD8153,](http://www.analog.com/AD8153?doc=AD8153.pdf) the user must first be familiar with the onchip termination structures. Th[e AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) contains two types of these structures: one type for input ports and one type for output ports (se[e Figure 37](#page-18-3) an[d Figure 38\)](#page-18-4).



*Figure 37. Receiver Simplified Diagram*

<span id="page-18-3"></span>

*Figure 38. Transmitter Simplified Diagram*

<span id="page-18-4"></span>For input ports, the termination structure consists of two 55  $\Omega$ resistors connected to a termination supply and an 1173  $\Omega$ resistor connected across the differential inputs, the latter being a result of the finite differential input impedance of the equalizer.

For output ports, there are two 50  $\Omega$  resistors connected to the termination supply. Note that the differential input resistance for both structures is the same, 100 Ω.

### <span id="page-18-2"></span>**INPUT COMPLIANCE**

The range of allowable input voltages is determined by the fundamental limitations of the active input circuitry. This range of signals is normally a function of the common-mode level of the input signal, the signal swing, and the supply voltage. For a given input signal swing, there is a range of common-mode voltages that keeps the high and low voltage excursions within acceptable limits. Similarly, for a given common-mode input voltage, there is a maximum acceptable input signal swing. There is also a minimum signal swing that the active input circuitry can resolve reliably. The specifications are found in [Table 1.](#page-1-1)

### *AC Coupling*

One way to simplify the input circuit and make it compatible with a wide variety of driving devices is to use ac coupling. This has the effect of isolating the dc common-mode levels of the driver and th[e AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) input circuitry. AC coupling requires a capacitor in series with each single-ended input signal, as shown in [Figure 39.](#page-18-5) This should be done in a manner that does not interfere with the high speed signal integrity of the PCB.



*Figure 39. AC-Coupling Input Signal o[f AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf)*

<span id="page-18-5"></span>When ac coupling is used, the common-mode level at the input of the device is equal to  $V_{\text{TTI}}$ . The single-ended input signal swings above and below  $V_{TTI}$  equally. The user can then use the specifications i[n Table 1](#page-1-1) to determine the input signal swing levels that satisfy the input range of th[e AD8153.](http://www.analog.com/AD8153?doc=AD8153.pdf)

If dc coupling is required, determining the input commonmode level is less straightforward because the configuration of the driver must also be considered. In most cases, the user would set  $V_{TTI}$  on th[e AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) to the same level as the driver output termination voltage. This prevents a continuous dc current from flowing between the two supply nets. As a practical matter, both devices can be terminated to the same physical supply net.

Consider the following example: a driver is dc-coupled to the input of the [AD8153.](http://www.analog.com/AD8153?doc=AD8153.pdf) Th[e AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) input termination voltage  $(V_{TTI})$  and the driver output termination voltage ( $V_{TTOD}$ ) are both set to the same level; that is,  $V_{TTI} = V_{TTOD} = 3.3$  V. If an 800 mV differential p-p swing is desired, the total output current of the driver is 16 mA. At balance, the output current is divided evenly between the two sides of the differential signal path, 8 mA to each side. This 8 mA of current flows through the parallel combination of the 55  $\Omega$  input termination resistor on th[e AD8153](http://www.analog.com/AD8153?doc=AD8153.pdf) and the 50 Ω output termination resistor on the driver, resulting in a common-mode level of

 $V_{TTI}$  − 8 mA × (50 Ω || 55 Ω) =  $V_{TTI}$  − 209 mV

The user can then determine the allowable range of values for  $V_{TTI}$ that meets the input compliance range based on an 800 mV p-p differential swing.

### <span id="page-19-0"></span>**OUTPUT COMPLIANCE**

[Figure 40 i](#page-19-1)s a graphical depiction of the single-ended waveform at the output of th[e AD8153.](http://www.analog.com/AD8153?doc=AD8153.pdf) The common-mode level  $(V_{OCM})$ and the amplitude ( $V<sub>OSE</sub>$ ) of this waveform are a function of the output tail current  $(I_T)$ , the output termination supply voltage  $(V_{TTO})$ , the topology of the far-end receiver, and whether ac- or dc-coupling is used. Keep in mind that the output tail current varies with the pre-emphasis level. The user must ensure that the high ( $V_H$ ) and low ( $V_L$ ) voltage excursions at the output are within the single-ended absolute voltage range limits as specified in [Table 1.](#page-1-1) Failure to understand the implications of output signal levels and the choice of ac- or dc-coupling may lead to transistor saturation and poor transmitter performance.

[Table 9](#page-19-2) shows an example calculation of the output levels for the typical case, where  $V_{CC} = V_{TTO} = 3.3$  V, with 50  $\Omega$  far-end terminations to a 3.3 V supply.



<span id="page-19-1"></span>Figure 40. Single-Ended Output Waveform

### <span id="page-19-2"></span>**Table 9. Output Voltage Levels**



### **Table 10. Symbol Definitions**



## <span id="page-20-0"></span>OUTLINE DIMENSIONS



### <span id="page-20-1"></span>**ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

# <span id="page-21-0"></span>**NOTES**

# **NOTES**

**©2007–2015 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D06393-0-5/15(A)**



www.analog.com

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Analog Devices Inc.](https://www.mouser.com/Analog-Devices): [AD8153ACPZ-RL7](https://www.mouser.com/access/?pn=AD8153ACPZ-RL7) [AD8153ACPZ](https://www.mouser.com/access/?pn=AD8153ACPZ)