ABSOLUTE MAXIMUM RATINGS

PGND to SGND0.3V to +0.3V PVDD and SVDD to PGND or SGND0.3V to +6V PVSS and SVSS to PGND+0.3V to -6V IN_ to SGND(SVSS - 0.3V) to (SVDD + 0.3V) OUT_ to PGND3.0V to +3.0V SHDN to SGND(SGND - 0.3V) to (SVDD + 0.3V) C1P to PGND0.3V to (PVDD + 0.3V) C1N to PGND(SVSS - 0.3V) to +0.3V	PVss to SVss
C1N to PGND(SV _{SS} - 0.3V) to +0.3V PV _{DD} to SV _{DD} 0V	Storage Temperature Range65°C to +150°C Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(PV_{DD} = SV_{DD} = +5V, PGND = SGND = 0V, SHDN = SV_{DD}, C1 = C2 = 1μF, R_L = ∞, resistive load referenced to ground, for MAX9722A gain = -1V/V (R_{IN} = R_F = 10kΩ), for MAX9722B gain = -2V/V (internally set), T_A = -40°C to +85°C, unless otherwise noted. Typical values are at $T_A = +25$ °C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
GENERAL							
Supply Voltage Range	V_{DD}	Guaranteed by PSRR test	2.4		5.5	V	
Quiescent Supply Current	IDD	R _L = ∞		5.5	13	mA	
Shutdown Supply Current	ISHDN	SHDN = SGND		0.1	2	μΑ	
SHDN Input Logic High	VIH		2			V	
SHDN Input Logic Low	V _{IL}				0.8	V	
SHDN Input Leakage Current			-1	+0.05	+1	μΑ	
SHDN to Full Operation Time	tson			80		μs	
AMPLIFIERS						,	
Voltage Gain	Av	MAX9722B (Note 2)	-1.98	-2	-2.02	V/V	
Gain Matching		MAX9722B, between the right and left channels		±2		%	
Input Offset Voltage	VIS	Between IN_+ and IN, AC-coupled (MAX9722A)		±0.5	±2.5	mV	
		Between IN_+ and IN, AC-coupled (MAX9722B)		±1.5	±5		
Input Bias Current	IBIAS	IN_+ and IN		50		nA	
Input Impedance	R _{IN}	MAX9722B, measured at IN_	10	14.4	20	kΩ	
Input Common-Mode Voltage Range	V _{CM}		-0.5		+0.7	V	
Common-Mode Rejection Ratio	CMRR	Input referred, MAX9722A, T _A = +25°C	-60	-70		dB	
		DC, V _{DD} = 2.4V to 5.5V, input referred	-80	-90			
Power-Supply Rejection Ratio	PSRR	f = 217Hz, 100mV _{P-P} ripple, input referred		-80	dE	dB	
(Note 3)		f = 10kHz, 100mV _{P-P} ripple, input referred		-50		1	
Outrot Barrer	Б.	$R_L = 16\Omega$, THD+N = 1%, $T_A = +25$ °C		70		\^/	
Output Power	Роит	R _L = 32Ω, THD+N = 1%, T _A = +25°C		130		mW	
Output Voltage	Vout	$R_L = 1k\Omega$		2		V _{RMS}	
Output Impedance in Shutdown				10		kΩ	

NIXIN

ELECTRICAL CHARACTERISTICS (continued)

 $(PV_{DD} = SV_{DD} = +5V, PGND = SGND = 0V, \overline{SHDN} = SV_{DD}, C1 = C2 = 1\mu F, R_L = ∞, resistive load referenced to ground, for MAX9722A gain = -1V/V (R_{IN} = R_F = 10kΩ), for MAX9722B gain = -2V/V (internally set), T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C, unless otherwise noted.) (Note 1)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Total Harmonic Distortion Plus	THD+N	$R_L = 16\Omega$, $P_{OUT} = 55$ mW, $f = 1$ kHz	0.03 0.009			- %
Noise (Note 4)	I I I D + N	$R_L = 32\Omega$, $P_{OUT} = 125$ mW, $f = 1$ kHz				
Signal-to-Noise Ratio	SNR	$R_L = 32\Omega$, $P_{OUT} = 20$ mW, $f = 22$ Hz to 22 kHz		100		dB
Noise	V _n	22Hz to 22kHz bandwidth, input AC grounded		6		μV _{RMS}
Slew Rate	SR			0.5		V/µs
Maximum Capacitive Load	CL	No sustained oscillation		200		рF
Charge-Pump Oscillator Frequency	fosc		505	600	800	kHz
Crosstalk		$R_L = 32\Omega$, $V_{IN} = 200 \text{mV}_{P-P}$, $f = 10 \text{kHz}$, $A_V = 1$		78		dB
ESD Protection		Human Body Model (OUTR and OUTL)		±8		kV
Thermal-Shutdown Threshold				145		°C
Thermal-Shutdown Hysteresis				5		°C

Note 1: All specifications are 100% tested at T_A = +25°C; temperature limits are guaranteed by design.

Note 2: Gain for the MAX9722A is adjustable.


Note 3: The amplifier inputs are AC-coupled to ground through C_{IN}_.


Note 4: Measurement bandwidth is 22Hz to 22kHz.


Typical Operating Characteristics

(MAX9722A, PV_{DD} = SV_{DD} = +5V, PGND = SGND = 0V, \overline{SHDN} = SV_{DD}, C1 = C2 = 1 μ F, R_L = ∞, gain = -1V/V, single-ended input, THD+N measurement bandwidth = 22Hz to 22kHz, T_A = +25°C, unless otherwise noted.)

TOTAL HARMONIC DISTORTION PLUS









Typical Operating Characteristics (continued)

(MAX9722A, PVDD = SVDD = +5V, PGND = SGND = 0V, \overline{SHDN} = SVDD, C1 = C2 = 1 μ F, R_L = ∞ , gain = -1V/V, single-ended input, THD+N measurement bandwidth = 22Hz to 22kHz, T_A = +25 $^{\circ}$ C, unless otherwise noted.)




Typical Operating Characteristics (continued)

(MAX9722A, PVDD = SVDD = +5V, PGND = SGND = 0V, \overline{SHDN} = SVDD, C1 = C2 = 1 μ F, R_L = ∞ , gain = -1V/V, single-ended input, THD+N measurement bandwidth = 22Hz to 22kHz, T_A = +25 $^{\circ}$ C, unless otherwise noted.)




Typical Operating Characteristics (continued)


(MAX9722A, PVDD = SVDD = +5V, PGND = SGND = 0V, \overline{SHDN} = SVDD, C1 = C2 = 1 μ F, R_L = ∞ , gain = -1V/V, single-ended input, THD+N measurement bandwidth = 22Hz to 22kHz, T_A = +25 $^{\circ}$ C, unless otherwise noted.)




Typical Operating Characteristics (continued)

(MAX9722A, PVDD = SVDD = +5V, PGND = SGND = 0V, \overline{SHDN} = SVDD, C1 = C2 = 1 μ F, R_L = ∞ , gain = -1V/V, single-ended input, THD+N measurement bandwidth = 22Hz to 22kHz, T_A = +25 $^{\circ}$ C, unless otherwise noted.)







Pin Description

PIN		NAME	FUNCTION	
THIN QFN	TSSOP	NAME	FUNCTION	
1	3	PV _{DD}	Charge-Pump Power Supply. Powers charge-pump inverter, charge-pump logic, and oscillator. Connect to positive supply (2.4V to 5.5V). Bypass with a 1µF capacitor to PGND as close to the pin as possible.	
2	4	C1P	Flying Capacitor Positive Terminal	
3	5	PGND	Power Ground. Connect to ground.	
4	6	C1N	Flying Capacitor Negative Terminal	
5	7	PVss	Charge-Pump Output. Connect to SVSS.	
6	8	SGND	Signal Ground. Connect to ground.	
7	9	INR+	Noninverting Right-Channel Audio Input	
8	10	INR-	Inverting Right-Channel Audio Input	
9, 13	11, 15	SV _{DD}	Amplifier Positive Power Supply. Connect to positive supply (2.4V to 5.5V). Bypass with a 1µF capacitor to SGND as close to the pin as possible.	
10	12	OUTR	Right-Channel Output	
11	13	SVSS	Amplifier Negative Power Supply. Connect to PVSS.	
12	14	OUTL	Left-Channel Output	
14	16	INL-	Inverting Left-Channel Audio Input	
15	1	INL+	Noninverting Left-Channel Audio Input	
16	2	SHDN	Active-Low Shutdown Input	
_	_	EP	Exposed Paddle. The exposed paddle can be either connected to PVss or a small electrically isolated copper plane. Do not connect to PGND, SGND, PV_{DD}, or SV_{DD}.	

Detailed Description

The MAX9722A/MAX9722B stereo headphone amplifiers feature Maxim's DirectDrive architecture, eliminating the large output-coupling capacitors required by conventional single-supply headphone amplifiers. The devices consist of two class AB headphone amplifiers, undervoltage lockout (UVLO)/shutdown control, charge pump, and comprehensive click-and-pop suppression circuitry (see Typical Application Circuit). The charge pump inverts the positive supply (PVDD), creating a negative supply (PVss). The headphone amplifiers operate from these bipolar supplies with their outputs biased about GND (Figure 1). The benefit of this GND bias is that the amplifier outputs do not have a DC component, typically V_{DD}/2. The large DC-blocking capacitors required with conventional headphone amplifiers are unnecessary, thus conserving board space, reducing system cost, and improving frequency response. The device features an undervoltage lockout that prevents operation from an insufficient power supply and click-and-pop suppression that eliminates audible transients on startup and shutdown. Additionally, the MAX9722A/MAX9722B feature thermal-overload and short-circuit protection and can withstand ±8kV ESD strikes at the output pins.

Differential Input

The MAX9722 can be configured as a differential input amplifier (Figure 2), making it compatible with many CODECs. A differential input offers improved noise immunity over a single-ended input. In devices such as cellular phones, high-frequency signals from the RF transmitter can couple into the amplifier's input traces. The signals appear at the amplifier's inputs as common-mode noise. A differential input amplifier amplifies the difference of the two inputs, and signals common to both inputs are cancelled. Configured differentially, the gain of the MAX9722 is set by:

$$A_V = R_{F1}/R_{IN1}$$

 R_{IN1} must be equal to R_{IN2} , and R_{F1} must be equal to R_{F2} .

The common-mode rejection ratio (CMRR) is limited by the external resistor matching. For example, the worst-case variation of 1% tolerant resistors results in 40dB CMRR, while 0.1% resistors result in 60dB CMRR. For best matching, use resistor arrays.

The R_{IN1} and R_{F1} of the MAX9722B are internal, set R_{IN2} = $15k\Omega$ and R_{F2} = $30k\Omega$. However, for best results, use the MAX9722A.




Figure 1. Conventional Driver Output Waveform vs. MAX9722A/ MAX9722B Output Waveform




Figure 2. Differential Input Configuration

DirectDrive

Conventional single-supply headphone amplifiers have their outputs biased about a nominal DC voltage (typically half the supply) for maximum dynamic range. Large coupling capacitors are needed to block this DC bias from the headphone. Without these capacitors, a significant amount of DC current flows to the headphone, resulting in unnecessary power dissipation and possible damage to both the headphone and the headphone amplifier.

Maxim's DirectDrive architecture uses a charge pump to create an internal negative supply voltage, allowing the MAX9722A/MAX9722B outputs to be biased about GND. With no DC component, there is no need for the large DC-blocking capacitors. Instead of two large (220µF, typ) tantalum capacitors, the MAX9722A/ MAX9722B charge pump requires two small ceramic capacitors, conserving board space, reducing cost, and improving the frequency response of the headphone amplifier. See the Output Power vs. Load Resistance graph in the Typical Operating Characteristics for details of the possible capacitor sizes. There is a low DC voltage on the amplifier outputs due to amplifier offset. However, the offset of the MAX9722A is typically 0.5mV, which, when combined with a 32Ω load, results in less than 15.6µA of DC current flow to the headphones. Previous attempts to eliminate the output-coupling capacitors involved biasing the headphone return (sleeve) to the DC-bias voltage of the headphone amplifiers. This method raises some issues:

- The sleeve is typically grounded to the chassis.
 Using this biasing approach, the sleeve must be isolated from system ground, complicating product design.
- During an ESD strike, the amplifier's ESD structures are the only path to system ground. Thus, the amplifier must be able to withstand the full ESD strike.
- When using the headphone jack as a line out to other equipment, the bias voltage on the sleeve may conflict with the ground potential from other equipment, resulting in possible damage to the amplifiers.
- When using a combination microphone and speaker headset, the microphone typically requires a GND reference. The amplifier DC bias on the sleeve conflicts with the microphone requirements (Figure 3).

Low-Frequency Response

In addition to the cost and size disadvantages of the DC-blocking capacitors required by conventional head-




Figure 3. Earbud Speaker/Microphone Combination Headset Configuration

phone amplifiers, these capacitors limit the amplifier's low-frequency response and can distort the audio signal:

 The impedance of the headphone load and the DCblocking capacitor form a highpass filter with the -3dB point set by:

$$f_{-3dB} = \frac{1}{2\pi R_L C_{OUT}}$$

where R_{L} is the impedance of the headphone and C_{OUT} is the value of the DC-blocking capacitor.

The highpass filter is required by conventional single-ended, single power-supply headphone amplifiers to block the midrail DC-bias component of the audio signal from the headphones. The drawback to the filter is that it can attenuate low-frequency signals. Larger values of COUT reduce this effect but result in physically larger, more expensive capacitors. Figure 4 shows the relationship between the size of COUT and the resulting low-frequency attenuation. Note that the -3dB point for a 16 Ω headphone with a 100 μ F blocking capacitor is 100Hz, well within the normal audio band, resulting in low-frequency attenuation of the reproduced signal.




Figure 4. Low-Frequency Attenuation for Common DC-Blocking Capacitor Values

2) The voltage coefficient of the DC-blocking capacitor contributes distortion to the reproduced audio signal as the capacitance value varies and the function of the voltage across the capacitor changes. The reactance of the capacitor dominates at frequencies below the -3dB point and the voltage coefficient appears as frequency-dependent distortion. Figure 5 shows the THD+N introduced by two different capacitor dielectric types. Note that below 100Hz, THD+N increases rapidly. The combination of low-frequency attenuation and frequency-dependent distortion compromises audio reproduction in portable audio equipment that emphasizes low-frequency effects such as in multimedia laptops, MP3, CD, and DVD players. By eliminating the DC-blocking capacitors through DirectDrive technology, these capacitor-related deficiencies are eliminated.

Charge Pump

The MAX9722A/MAX9722B feature a low-noise charge pump. The 600kHz switching frequency is well beyond the audio range and, thus, does not interfere with the audio signals. Also, the 600kHz switching frequency does not interfere with the 450kHz AM transceivers. The switch drivers feature a controlled switching speed that minimizes noise generated by turn-on and turn-off transients. By limiting the switching speed of the charge pump, the di/dt noise caused by the parasitic bond wire and trace inductance is minimized. Although not typically required, additional high-frequency noise attenuation can be achieved by increasing the value of C2 (see *Typical Application Circuit*).




Figure 5. Distortion Contributed by DC-Blocking Capacitors

Click-and-Pop Suppression

In conventional single-supply audio amplifiers, the output-coupling capacitor is a major contributor of audible clicks and pops. Upon startup, the amplifier charges the coupling capacitor to its bias voltage, typically half the supply. Likewise, on shutdown, the capacitor is discharged to GND. This results in a DC shift across the capacitor, which, in turn, appears as an audible transient at the speaker. Since the MAX9722A/MAX9722B do not require output-coupling capacitors, this problem does not arise.

Additionally, the MAX9722A/MAX9722B feature extensive click-and-pop suppression that eliminates any audible transient sources internal to the device. The Power-Up/Down Transient graph in the *Typical Operating Characteristics* shows that there is minimal DC shift and no spurious transients at the output upon startup or shutdown.

In most applications, the output of the preamplifier driving the MAX9722A/MAX9722B has a DC bias of typically half the supply. At startup, the input-coupling capacitor is charged to the preamplifier's DC-bias voltage through the feedback resistor of the MAX9722A/MAX9722B, resulting in a DC shift across the capacitor and an audible click/pop. Delaying the rise of \$\overline{SHDN}\$ 4 to 5 time constants (80ms to 100ms) based on RIN and CIN, relative to the startup of the preamplifier, eliminates this click/pop caused by the input filter.

Shutdown

The MAX9722A/MAX9722B feature shutdown control allowing audio signals to be shut down or muted. Driving SHDN low disables the amplifiers and the charge pump, sets the amplifier output impedance to $10k\Omega$, and reduces the supply current. In shutdown mode, the supply current is reduced to $0.1\mu A$. The charge pump is enabled once SHDN is driven high.

Applications Information

Power Dissipation

Under normal operating conditions, linear power amplifiers can dissipate a significant amount of power. The maximum power dissipation for each package is given in the *Absolute Maximum Ratings* section under Continuous Power Dissipation or can be calculated by the following equation:

$$P_{DISSPKG(MAX)} = \frac{T_{J(MAX)} - T_{A}}{\theta_{JA}}$$

where $T_{J(MAX)}$ is +145°C, T_A is the ambient temperature, and θ_{JA} is the reciprocal of the derating factor in °C/W as specified in the *Absolute Maximum Ratings* section. For example, θ_{JA} of the thin QFN package is +63.8°C/W, and 99.3°C/W for the TSSOP package.

The MAX9722A/MAX9722B have two power dissipation sources: the charge pump and two amplifiers. If power dissipation for a given application exceeds the maximum allowed for a particular package, either reduce SVDD, increase load impedance, decrease the ambient temperature, or add heatsinking to the device. Large output, supply, and ground traces improve the maximum power dissipation in the package.

Thermal-overload protection limits total power dissipation in the MAX9722A/MAX9722B. When the junction temperature exceeds +145°C, the thermal-protection circuitry disables the amplifier output stage. The amplifiers are enabled once the junction temperature cools by 5°C. This results in a pulsing output under continuous thermal-overload conditions.

Output Power

The device has been specified for the worst-case scenario—when both inputs are in-phase. Under this condition, the amplifiers simultaneously draw current from the charge pump, leading to a slight loss in SVss headroom. In typical stereo audio applications, the left and right signals have differences in both magnitude and phase, subsequently leading to an increase in the max-




Figure 6. Output Power vs. Supply Voltage With Inputs In/Out of Phase

imum attainable output power. Figure 6 shows the two extreme cases for in- and out-of-phase. In reality, the available power lies between these extremes.

Powering Other Circuits from a Negative Supply

An additional benefit of the MAX9722A/MAX9722B is the internally generated, negative supply voltage (PVss). This voltage provides the ground-referenced output level. PVss can, however, be used to power other devices within a design limit current drawn from PVss to 5mA; exceeding this affects the headphone amplifier operation. A typical application is a negative supply to adjust the contrast of LCD modules.

PVss is roughly proportional to PVDD and is not a regulated voltage. The charge-pump output impedance must be taken into account when powering other devices from PVss. The charge-pump output impedance plot appears in the *Typical Operating Characteristics*. For best results, use 1µF charge-pump capacitors.

UVLO

The MAX9722A/MAX9722B feature an UVLO function that prevents the device from operating if the supply voltage is less than 2.2V (typ). This feature ensures proper operation during brownout conditions and prevents deep battery discharge. Once the supply voltage reaches the UVLO threshold, the MAX9722A/MAX9722B charge pump is turned on and the amplifiers are powered.

Component Selection

Input Filtering

The input capacitor (C_{IN}), in conjunction with the input resistor (R_{IN}), forms a highpass filter that removes the DC bias from an incoming signal (see the *Typical Application Circuit*). The AC-coupling capacitor allows the device to bias the signal to an optimum DC level. Assuming zero source impedance, the -3dB point of the highpass filter is given by:

$$f_{-3dB} = \frac{1}{2\pi R_{IN}C_{IN}}$$

Choose C_{IN} so f_{-3dB} is well below the lowest frequency of interest. For the MAX9722B, use the value of R_{IN} as given in the *Electrical Characteristics* table. Setting f_{-3dB} too high affects the device's low-frequency response. Use capacitors whose dielectrics have low-voltage coefficients, such as tantalum or aluminum electrolytic. Capacitors with high-voltage coefficients, such as ceramics, can result in increased distortion at low frequencies.

Charge-Pump Capacitor Selection

Use capacitors with an ESR less than $100 m\Omega$ for optimum performance. Low-ESR ceramic capacitors minimize the output resistance of the charge pump. For best performance over the extended temperature range, select capacitors with an X7R dielectric. Table 1 lists suggested manufacturers.

Flying Capacitor (C1)

The value of the flying capacitor (C1) affects the charge pump's load regulation and output resistance. A C1 value that is too small degrades the device's ability to provide sufficient current drive, which leads to a loss of output voltage. Increasing the value of C1 improves load regulation and reduces the charge-pump output resistance to an extent. See the Output Power vs. Load Resistance graph in the *Typical Operating Characteristics*. Above 1µF, the on-resistance of the switches and the ESR of C1 and C2 dominate.

Hold Capacitor (C2)

The hold capacitor value and ESR directly affect the ripple at PVss. Increasing the value of C2 reduces output ripple. Likewise, decreasing the ESR of C2 reduces both ripple and output resistance. Lower capacitance values




Figure 7. Gain Setting for the MAX9722A

can be used in systems with low maximum output power levels. See the Output Power vs. Load Resistance graph in the *Typical Operating Characteristics*.

Power-Supply Bypass Capacitor

The power-supply bypass capacitor (C3) lowers the output impedance of the power supply and reduces the impact of the MAX9722A/MAX9722Bs' charge-pump switching transients. Bypass PV_{DD} with C3, the same value as C1, and place it physically close to the PV_{DD} and PGND pins.

Amplifier Gain

The gain of the MAX9722B is internally set at -2V/V. All gain-setting resistors are integrated into the device, reducing external component count. The internally set gain, in combination with DirectDrive, results in a headphone amplifier that requires only five tiny 1µF capacitors to complete the amplifier circuit: two for the charge pump, two for audio input coupling, and one for power-supply bypassing (see the *Typical Application Circuit*).

The gain of the MAX9722A amplifier is set externally as shown in Figure 7, the gain is:

$$A_V = -R_F/R_{IN}$$

Choose feedback resistor values of $10k\Omega$. Values other than $10k\Omega$ increase output offset voltage due to the input bias current, which, in turn, increases the amount of DC current flow to the load.

Table 1. Suggested Capacitor Manufacturers

SUPPLIER	SUPPLIER PHONE		WEBSITE
Murata	770-436-1300	770-436-3030	www.murata.com
Taiyo Yuden	800-348-2496	847-925-0899	www.t-yuden.com
TDK	847-803-6100	847-390-4405	www.component.tdk.com




Figure 8. Common-Mode Sense Input Eliminates Ground-Loop Noise

Common-Mode Sense

When the headphone jack is used as a line out to interface between other equipment (notebooks, desktops, and stereo receivers), potential differences between the equipment grounds can create ground loops and excessive ground-current flow. The MAX9722A's INR+ and INL+ inputs are connected together to form a common-mode input that senses and corrects for the difference between the headphone return and device ground (see Figure 8). Connect INR+ and INL+ through a resistive voltage-divider between the headphone jack return and SGND of the device. For optimum commonmode rejection, use the same value resistors for R₁ and RF, and R₂ and R_{IN}. For the MAX9722B, R_{IN} = $15k\Omega$ and $R_F = 30k\Omega$. Improve DC CMRR by adding a capacitor between SGND and R2 (see the Typical Application Circuit). If ground sensing is not required, connect INR+ and INL+ directly to SGND.

Common-Mode Noise Rejection

Figure 9 shows a theoretical connection between two devices, for example, a notebook computer (transmitter, on the left) and an amplifier (receiver, on the right),




Figure 9. Common-Mode Noise Rejection

such as the headphone socket used as a line output to a home hi-fi system. In the upper diagram, any difference between the two GND references (represented by V_{NOISE}) causes current to flow through the screen of cable between the two devices. This can cause noise pickup at the receiver due to the potential divider action of the audio screen cable impedance and the GND wiring of the amplifier.

Introducing impedance between the jack socket and GND of the notebook helps (as shown in the lower diagram). This has the following effect:

Current flow (from GND potential differences) in the cable screen is reduced, which is a safety issue.

It allows the MAX9722A/MAX9722B differential sensing to reduce the GND noise seen by the receiver (amplifier).

The other side effect is that the differential headphone jack sensing corrects the headphone crosstalk (from introducing the resistance on the jack GND return). Only one channel is depicted in Figure 9.

Figure 9 has some example numbers for resistance, but the audio designer has control over only one series resistance applied to the headphone jack return. Note that this resistance can be bypassed for ESD purposes at frequencies much higher than audio if required. The upper limit for this added resistance is the amount of output swing the headphone amplifier tolerates when driving low-impedance loads. Any headphone return current appears as a voltage across this resistor.

Piezoelectric Speaker Amplifier

Low-profile piezoelectric speakers can provide quality sound for portable electronics. However, piezoelectric speakers typically require large voltage swings (>8VP-P) across the speaker element to produce usable sound pressure levels. Power sources in portable devices are usually low voltage in nature. Operating from batteries, conventional amplifiers cannot provide sufficient voltage swing to drive a piezoelectric speaker. However, the MAX9722's DirectDrive architecture can be configured to drive a piezoelectric speaker with up to 12VP-P while operating from a single 5V supply.

The stereo MAX9722 features an inverting charge pump that takes the positive +5V supply and creates a negative -5V supply. Each output of the MAX9722 can swing 6V_{P-P}. This may be sufficient to drive a piezoelectric speaker. If a higher output voltage is desired, configuring the MAX9722A as a bridge-tied load (BTL) amplifier (Figure 10) doubles the maximum output swing as seen by the load to 12V_{P-P}. In a BTL configuration, the right channel of the MAX9722 serves as the master amplifier, setting the gain of the device, driving one side of the speaker, and providing signal to the left




Figure 10. MAX9722 BTL Configuration




Figure 11. MAX9722 THD+N vs. Output Voltage

channel. The left channel is configured as a unity-gain follower, inverting the output of the right channel and driving the other leg of the speaker. Use precision resistors to set the gain of the left channel to ensure low distortion and good matching.

The MAX9722 was tested with a Panasonic WM-R57A piezoelectric speaker, and the resulting THD+N curves are shown (Figures 11 and 12). Note in both graphs, as frequency increases, the THD+N increases. This is due




Figure 12. MAX9722 THD+N vs. Frequency

to the capacitive nature of the piezoelectric speaker, as frequency increases, the speaker impedance decreases, resulting in a larger current draw from the amplifier.

Furthermore, the capacitive nature of the speaker can cause the MAX9722 to become unstable. In these tests, the MAX9722 exhibited instabilities when driving the WM-R57A. A simple inductor/resistor network in series with the speaker isolates the speaker's capacitance from the amplifier, and ensures the device output sees a resistive load of about 10Ω at high frequency maintaining stability. Although the MAX9722 was not stable with the WM-R57A, a different speaker with different characteristics may result in stable operation, and elimination of the isolation components.

Layout and Grounding

Proper layout and grounding are essential for optimum performance. Connect PGND and SGND together at a single point on the PC board. Connect all components associated with the charge pump (C2 and C3) to the PGND plane. Connect PVDD and SVDD together at the device. Connect PVSS and SVSS together at the device. Bypassing of both supplies is accomplished by charge-pump capacitors C2 and C3 (see the *Typical Application Circuit*). Place capacitors C2 and C3 as close to the device as possible. Route PGND and all traces that carry switching transients away from SGND and the traces and components in the audio signal path. Refer to the MAX9722A Evaluation Kit for layout guidelines.




Figure 13. MAX9722 Capacitive-Load Stability Waveform: (a) Falling Edge, (b) Rising Edge





Figure 14. Isolation Network Improves Stability


System Diagram




The thin QFN package features an exposed paddle that improves thermal efficiency of the package. The MAX9722A/MAX9722B do not require additional

heatsinking. The exposed paddle can be either connected to PVss or a small electrically isolated copper plane. **Do not connect to PGND, SGND, PVDD, or SVDD.**

Typical Application Circuit



Pin Configurations




Chip Information

TRANSISTOR COUNT: 1100

PROCESS: BICMOS


Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

PKG	8L 3x3			1	2L 3x3		16L 3x3			
REF.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	
b	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30	
D	2.90	3.00	3.10	2.90	3.00	3.10	2.90	3.00	3.10	
Е	2.90	3.00	3.10	2.90	3.00	3.10	2.90	3.00	3.10	
е	0.	.65 BS0).	0.50 BSC.			0	0.50 BSC.		
L	0.35	0.55	0.75	0.45	0.55	0.65	0.30	0.40	0.50	
N		8		12			16			
ND		2		3			4			
NE		2			3			4		
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	
A2	0.20 REF			0.20 REF			0.20 REF			
k	0.25	-	-	0.25	-	-	0.25	-	-	

	EXPOSED PAD VARIATIONS								
PKG.		D2			E2		DILLID	IEDEO	
CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	PIN ID	JEDEC	
TQ833-1	0.25	0.70	1.25	0.25	0.70	1.25	0.35 x 45°	WEEC	
T1233-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1	
T1233-3	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1	
T1233-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1	
T1633-2	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2	
T1633F-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	WEED-2	
T1633FH-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	WEED-2	
T1633-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2	
T1633-5	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2	

NOTES:

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- . N IS THE TOTAL NUMBER OF TERMINALS.
- 1 THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- 5. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.20 mm AND 0.25 mm FROM TERMINAL TIP.
- 6 ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- ⚠ COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS DRAWING CONFORMS TO JEDEC MO220 REVISION C.
- DRAWING CONFORMS TO JEDEC MICEZO DEVICE.

 MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.

 O
- 11. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.
- 12. WARPAGE NOT TO EXCEED 0.10mm

-DRAWING NOT TO SCALE-



Revision History

Pages changed at Rev 2: 1, 13, 16, 19, 20, 21

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

<u>MAX9722AETE+T</u> <u>MAX9722BETE+</u> <u>MAX9722AETE+</u> <u>MAX9722AEUE+T</u> <u>MAX9722BETE+T</u> <u>MAX9722BEUE+</u> <u>MAX9722BEUE+T</u> <u>MAX9722BEUE+</u>