ABSOLUTE MAXIMUM RATINGS

UPIO1, UPIO2

to DGND-0.3V to the lower of $(DV_{DD} + 0.3V)$ or $+6V$

Maximum Current into Any Pin ...±50mA Continuous Power Dissipation $(T_A = +70^{\circ}C)$ 24-Pin TSSOP (derate 13.9mW/°C above +70°C)1111mW 28-Pin TSSOP (derate 14mW/°C above +70°C)1117mW Operating Temperature Range-40°C to +85°C Storage Temperature Range-65°C to +150°C Maximum Junction Temperature+150°C Lead Temperature (soldering, 10s)+300°C Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(AV_{DD} = 2.7V$ to 5.25V, DV_{DD} = 1.8V to AV_{DD}, V_{AGND} = 0V, V_{DGND} = 0V, V_{REF} = 2.5V (for AV_{DD} = 2.7V to 5.25V), V_{REF} = 4.096V (for $AVDD = 4.5V$ to 5.25V), $R_L = 10k\Omega$, $C_L = 100pF$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25°C$. (Note 1)

ELECTRICAL CHARACTERISTICS (continued)

(AV_{DD} = 2.7V to 5.25V, DV_{DD} = 1.8V to AV_{DD}, V_{AGND} = 0V, V_{DGND} = 0V, V_{REF} = 2.5V (for AV_{DD} = 2.7V to 5.25V), V_{REF} = 4.096V (for
AV_{DD} = 4.5V to 5.25V), R_L = 10kΩ, C_L = 100pF, T_A = T_{MIN} to T_{MAX}, u (Note 1)

MXXVIVI

ELECTRICAL CHARACTERISTICS (continued)

(AV_{DD} = 2.7V to 5.25V, DV_{DD} = 1.8V to AV_{DD}, V_{AGND} = 0V, V_{DGND} = 0V, V_{REF} = 2.5V (for AV_{DD} = 2.7V to 5.25V), V_{REF} = 4.096V (for
AV_{DD} = 4.5V to 5.25V), R_L = 10kΩ, C_L = 100pF, T_A = T_{MIN} to T_{MAX}, u (Note 1)

ELECTRICAL CHARACTERISTICS (continued)

 $(AV_{DD} = 2.7V$ to 5.25V, DV_{DD} = 1.8V to AV_{DD}, V_{AGND} = 0V, V_{DGND} = 0V, V_{RFF} = 2.5V (for AV_{DD} = 2.7V to 5.25V), V_{RFF} = 4.096V (for $AV_{DD} = 4.5V$ to 5.25V), $R_L = 10k\Omega$, $C_L = 100pF$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25°C$. (Note 1)

Note 1: For the force-sense versions, FB_ is connected to its respective OUT_. VOUT (max) = VREF / 2, unless otherwise noted. **Note 2:** Linearity guaranteed from decimal code 40 to code 4095 for the MAX5590B/MAX5591B (12-bit, B-grade), code 10 to code

1023 for the MAX5592/MAX5593 (10-bit), and code 3 to code 255 for the MAX5594/MAX5595 (8-bit). **Note 3:** Represents the functional range. The linearity is guaranteed at VRFF = 2.5V (for AVDD from 2.7V to 5.25V), and VRFF =

4.096V (for AV_{DD} = 4.5V to 5.25V). See the Typical Operating Characteristics section for linearity at other voltages. **Note 4:** DC crosstalk is measured as follows: outputs of DACA–DACH are set to full scale and the output of DACH is measured. While keeping DACH unchanged, the outputs of DACA–DACG are transitioned to zero scale and the ∆VOUT of DACH is measured.

Note 5: Guaranteed by design.

Note 6: The reference -3dB bandwidth is measured with a 0.1VP-P sine wave on VRFF and with full-scale input code.

TIMING CHARACTERISTICS—DSP Mode Disabled (3V, 3.3V, 5V Logic) (Figure 1)

 $(DV_{DD} = 2.7V$ to 5.25V, $V_{AGND} = 0V$, $V_{DGND} = 0V$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.)

TIMING CHARACTERISTICS—DSP Mode Disabled (1.8V Logic) (Figure 1)

 $(DV_{DD} = 1.8V$ to 5.25V, $V_{AGND} = 0V$, $V_{DGND} = 0V$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.)

TIMING CHARACTERISTICS—DSP Mode Enabled (3V, 3.3V, 5V Logic) (Figure 2)

 $(DV_{DD} = 2.7V$ to 5.25V, $V_{AGND} = 0V$, $V_{DGND} = 0V$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.)

TIMING CHARACTERISTICS—DSP Mode Enabled (1.8V Logic) (Figure 2)

(DV_{DD} = 1.8V to 5.25V, V_{AGND} = 0V, V_{DGND} = 0V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.)

Note 7: In some daisy-chain modes, data is required to be clocked in on one clock edge and the shifted data clocked out on the fol-

lowing edge. In the case of a 1/2 clock-period delay, it is necessary to increase the minimum high/low clock times to 25ns (2.7V) or 50ns (1.8V).

Note 8: The falling edge of DSP starts a DSP-type bus cycle, provided that CS is also active low to select the device. DSP active low and \overline{CS} active low must overlap by a minimum of 10ns (2.7V) or 20ns (1.8V). \overline{CS} can be permanently low in this mode of operation.

 $(AV_{DD} = DV_{DD} = 5V$, $V_{REF} = 4.096V$, $R_L = 10k\Omega$, $C_L = 100pF$, speed mode = FAST, PU = unconnected, $T_A = +25°C$, unless otherwise

Typical Operating Characteristics

MAX5590-MAX5595 MAX5590–MAX5595

Typical Operating Characteristics (continued)

 $(AV_{\text{DD}} = DV_{\text{DD}} = 5V$, $V_{\text{REF}} = 4.096V$, $R_1 = 10k\Omega$, $C_1 = 100pF$, speed mode = FAST, PU = unconnected, $T_A = +25^{\circ}C$, unless otherwise noted.)

MAXIM

MAXIM

 $(AV_{DD} = DV_{DD} = 5V$, $V_{REF} = 4.096V$, $R_L = 10k\Omega$, $C_L = 100pF$, speed mode = FAST, PU = unconnected, $T_A = +25^{\circ}C$, unless otherwise noted.)

MAX5590-MAX5595 MAX5590–MAX5595

12 __

Pin Description

Functional Diagrams (continued)

Detailed Description

The MAX5590–MAX5595 octal, 12/10/8-bit, voltage-output DACs offer buffered outputs and a 3µs maximum settling time at the 12-bit level. The DACs operate from a single 2.7V to 5.25V analog supply and a separate 1.8V to AVDD digital supply. The MAX5590–MAX5595 include an input register and DAC register for each channel and a 16-bit data-in/data-out shift register. The 3-wire serial interface is compatible with SPI, QSPI, MICROWIRE, and DSP applications. The MAX5590– MAX5595 provide two user-programmable digital I/O ports, which are programmed through the serial interface. The externally selectable power-up states of the DAC outputs are either zero scale, midscale, or full scale.

Reference Input

The reference input, REF, accepts both AC and DC values with a voltage range extending from analog ground $(AGND)$ to AV_{DD} . The voltage at REF sets the full-scale output of the DACs. Determine the output voltage using the following equations:

Unity-gain versions:

 $VOUT = (VREF \times CODE) / 2^N$

Force-sense versions (FB_ connected to OUT_):

 $V_{OUT} = 0.5 \times (V_{REF} \times CODE) / 2^N$

where CODE is the numeric value of the DAC's binary input code and N is the bits of resolution. For the $MAX5590/MAX5591$, $N = 12$ and CODE ranges from 0 to 4095. For the MAX5592/MAX5593, N = 10 and CODE ranges from 0 to 1023. For the MAX5594/ MAX5595, \overline{N} = 8 and CODE ranges from 0 to 255.

Output Buffers The DACA and DACH output-buffer amplifiers of the MAX5590–MAX5595 are unity-gain stable with rail-torail output voltage swings and a typical slew rate of 3.6V/µs (FAST mode). The MAX5590/MAX5592/ MAX5594 provide unity-gain outputs, while the MAX5591/MAX5593/MAX5595 provide force-sense outputs. For the MAX5591/MAX5593/MAX5595, access to the output amplifier's inverting input provides flexibility in output gain setting and signal conditioning (see the Applications Information section).

The MAX5590–MAX5595 offer FAST and SLOW settlingtime modes. In the SLOW mode, the settling time is 6µs (max), and the supply current is 3.2mA (max). In the FAST mode, the settling time is 3µs (max), and the supply current is 8mA (max). See the Digital Interface section for settling-time mode programming details.

Use the serial interface to set the shutdown output impedance of the amplifiers to 1kΩ or 100kΩ for the MAX5590/MAX5592/MAX5594 and 1kΩ or high impedance for the MAX5591/MAX5593/MAX5595. The DAC outputs can drive a 10kΩ (typ) load and are stable with up to 500pF (typ) of capacitive load.

Power-On Reset

At power-up, all DAC outputs power up to full scale, midscale, or zero scale, depending on the configuration of the PU input. Connect PU to DV_{DD} to set OUT_ to full scale upon power-up. Connect PU to digital ground (DGND) at power-up to set OUT_ to zero scale. Leave PU unconnected to set OUT to midscale.

Digital Interface

The MAX5590–MAX5595 use a 3-wire serial interface that is compatible with SPI, QSPI, MICROWIRE, and DSP protocol applications (Figures 1 and 2). Connect DSP to D_V before power-up to clock data in on the rising edge of SCLK. Connect DSP to DGND before power-up to clock data in on the falling edge of SCLK. After powerup, the device enters DSP frame-sync mode on the first rising edge of DSP. Refer to the MAX5590–MAX5595 Programmer's Handbook for details.

The MAX5590–MAX5595 include a 16-bit input shift register. The data is loaded into the input shift register through the serial interface. The 16 bits can be sent in two serial 8-bit packets or one 16-bit word (CS must remain low until all 16 bits are transferred). The data is loaded MSB first. For the MAX5590/MAX5591, the 16 bits consist of 4 control bits (C3–C0) and 12 data bits (D11–D0) (see Table 1). For the 10-bit MAX5592/ MAX5593 devices, D11–D2 are the data bits and D1 and D0 are sub-bits. For the 8-bit MAX5594/ MAX5595 devices, D11–D4 are the data bits and D3–D0 are sub-bits. Set all sub-bits to zero for optimum performance.

Each DAC channel includes two registers: an input register and the DAC register. At power-up, the DAC output is set according to the state of PU. The DACs are double-buffered, which allows any of the following for each channel:

- Loading the input register without updating the DAC register
- Updating the DAC register from the input register
- Updating the input and DAC registers simultaneously

Table 1. Serial Write Data Format

Figure 2. Serial-Interface Timing Diagram (DSP Mode Enabled)

MAXM

MAX5590–MAX5595

MAX5590-MAX5595

Serial-Interface Programming Commands

Tables 2a, 2b, and 2c provide all of the serial-interface programming commands for the MAX5590–MAX5595. Table 2a shows the basic DAC programming commands, Table 2b gives the advanced-feature programming commands, and Table 2c provides the 24-bit read commands. Figures 3 and 4 provide the serialinterface diagrams for read and write operations.

Loading Input and DAC Registers

MAXM

The MAX5590–MAX5595 contain a 16-bit shift register that is followed by a 12-bit input register and a 12-bit DAC register for each channel (see the Functional Diagrams). Tables 3, 4, and 5 highlight a few of the commands that handle the loading of the input and DAC registers. See Table 2a for all DAC programming commands.

Figure 3. MICROWIRE and SPI Single DAC Writes (CPOL = 0, CPHA = 0 or CPOL = 1, CPHA = 1)

Figure 4. DSP and SPI Single DAC Writes (CPOL = 0, CPHA = 1 or CPOL = 1, CPHA = 0)

Table 2a. DAC Programming Commands **Table 2a. DAC Programming Commands**

Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs

D11–D4 are the significant bits and D3–D0 are sub-bits. Set all sub-bits to zero during the write commands.

MAX5590–MAX5595

MAX5590-MAX5595

MAXIM

*For the MAX5592/MAX5593 (10-bit version), D11–D2 are the significant bits and D1 and D0 are sub-bits. For the MAX5594/MAX5595 (8-bit version),
D11–D4 are the significant bits and D3–D0 are sub-bits. Set all sub-bits to ze *For the MAX5592/MAX5593 (10-bit version), D11–D2 are the significant bits and D1 and D0 are sub-bits. For the MAX5594/MAX5595 (8-bit version), D11–D4 are the significant bits and D3–D0 are sub-bits. Set all sub-bits to zero during the write commands.

MAX5590–MAX5595

MAX5590-MAX5595

is configured as a general-
purpose input.) See the
GPI, GPOL, GPOH section. only when UPIO1 or UPIO2 Write CPOL, CPHA control
bits. See Table 15. ___Read CPOL, CPHA control
A_bits. Write UPIO configuration
bits. See Tables 19 and 22. only when UPIO1 or UPIO2 is configured as a general-GPI, GPOL, GPOH section. A || Write CPOL, CPHA control
A || bits. See Table 15. Read CPOL, CPHA control DIN 1 0 1 0 1 UPSL2 UPSL2 UPS 1 UP3 UP2 UP2 UP2 UP 1 UP1 UP1 UP0 X Nite UPIO configuration
DIN 866 Tables 19 and 22. Read-back UPIO
configuration bits function. configuration bits function. Write settling-time bits for $DACA-DACH (0 = SLOW$ DACH(0 = SLOW Read-back DAC settling-Read UPIO_inputs (valid Read UPIO_inputs (valid Write settling-time bits for Read-back DAC setting-[$deltault, 6µs$], $\dot{1} = FAST$ [default, 6 μ s], 1 = FAST purpose input.) See the **FUNCTION FUNCTION** Read-back UPIO time bits. [3µs]). bits. **UPO-1 SPDA** CPHA CPHA A DOUTRB X X X X X X X X U P 3- 2 U P 2- 2 U P 1- 2 U P 0- 2 U P 3- 1 U P 2- 1 U P 1- 1 U P 0- 1 $\overleftarrow{\text{F}}$ 7Hd0||0d0| × | × | × | × | × | × | ∞ | ο | ο | ο | ο | ο | ι | τ | τ | | Ζ|| DOUTRB X X X X X X X X X X X X X X C P O L C P H 8 DIN 1 0 1 1 1 0 0 0 S P D H S P D G S P D F S P D E S P D D S P D C S P D B S P D DOUTRB \parallel X \parallel \times $\boldsymbol{\times}$ DOUTRB X X X XXXXXXX RTP2 LF2 LR2 RTP1 LF1 LR1 **C3 C2 C1 C0 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0** \times DIN 1 0 1 1 0 1 1 1 X X X X X X X X \times X | X | X | X | X | X | X | - | 0 | 0 | - | - | - | 0 | - | - | ZIO $\boldsymbol{\times}$ X | X | X | X | X | X | X | Y | O | O | O | O | O | O | T | T | ZIO X | X | X | X | X | X | X | X | - | 0 | - | - | - | 0 | - | - | ZIO UP2-1 UP1-1 **SPDB SPDB** CPOL CPOL $\overline{\mathbb{E}}$ \times \times \times \times \times Б **SPDC SPDC** RTP₁ **Dero D2** \times \times \times \times \times \times $L-5d_U$ **GPDD GGGS** LR₂ $\overline{5}$ B3 \times \times $\boldsymbol{\times}$ \times \times \times UP₀₋₂ **SPDE** SPDE $\tilde{\mathbb{F}}$ LF2 ď \times \times \times \times \times \times 2-1-d **SPDF** SPDF RTP₂ **C**dO DATA BITS **CONTROL BITS DATA BITS** B5 \times \times \times \times \times \times 1 *2-2d* **SPDG SPDG** UPSL2UPSL1 8G \times \times \times \times \times \times \times UP3-2 **HOAS SPDH** 5 \times \times $\boldsymbol{\times}$ \times \times $\boldsymbol{\times}$ $\boldsymbol{\times}$ Bã \circ \leftarrow \times \circ \times \times \circ \overline{a} $\boldsymbol{\times}$ $\overline{ }$ \times ஜ $\overline{ }$ \times \circ \circ \times $\overline{ }$ \times \circ \circ \times D10 \times \circ \circ \times \circ \times \circ \circ \times **UPIO_ AS GPI (GENERAL-PURPOSE INPUT)** GPI (GENERAL-PURPOSE INPUT) $\overline{5}$ \circ \times \circ \circ \overline{a} \circ \times \times \times $\rm ^{8}$ \circ \overline{a} \leftarrow \times BILS \circ \times \times \times **CPOL AND CPHA CONTROL BITS** CONTROL BITS **UPIO CONFIGURATION BITS BILS** CPOL AND CPHA CONTROL **UPIO CONFIGURATION BITS SETTLING-TIME-MODE BITS** \circ $\overline{6}$ \leftarrow \times \times \circ \times \times SETTLING-TIME-MODE **S** \circ \circ \circ \circ \circ \times \times \times \times ပ္ပ $\overline{}$ $\overline{}$ $\overline{ }$ $\boldsymbol{\times}$ \times \times \times $X = Don't care.$ X = Don't care.UPIO_AS **DOUTRB DOUTRB** DOUTRB **DOUTRB DATA** \leqq $\mathop{\supseteq}\limits_{\square}$ \leqq \leqq \leqq $\mathop{\supseteq}\limits_{\square}$ $\mathop{\supseteq}\limits_{\square}$

Table 2b. Advanced-Feature Programming Commands (continued) **Table 2b. Advanced-Feature Programming Commands (continued)**

Buffered, Fast-Settling, Octal, 12/10/8-Bit, Voltage-Output DACs

MAXM

__ 21

MAX5590–MAX5595 MAX5590-MAX5595

**D23–D12 represent the 12-bit data from the corresponding DAC register. D11–D0 represent the 12-bit data from the corresponding input register. For the MAX5592/MAX5593, bits D13, D12, D1, and D0 are zero bits. For the MAX5594/MAX5595, bits D15–D12 and D3–D0 are zero bits.

†During readback, all ones (code FF) must be clocked into DIN for all 24 bits. No command can be issued before all 24 bits have been clocked out. †During readback, all ones (code FF) must be clocked into DIN for all 24 bits. No command can be issued before all 24 bits have been clocked out.
CS must be kept low while all 24 bits are being clocked out. CS must be kept low while all 24 bits are being clocked out.

MAXIM

MAX5590-MAX5595 **MAX5590–MAX5595**

Table 2c. 24-Bit Read Commands

DAC Programming Examples:

To load input register A from the shift register, leaving DAC register A unchanged (DAC output unchanged), use the command in Table 3.

The MAX5590–MAX5595 can load all of the input registers (A–H) simultaneously from the shift register, leaving the DAC registers unchanged (DAC output unchanged), by using the command in Table 4.

To load all of the input registers (A–H) and all of the DAC registers (A–H) simultaneously, use the command in Table 5.

For the 10-bit and 8-bit versions, set sub-bits $= 0$ for best performance.

Advanced-Feature Programming Commands Select Bits (M_)

The select bits allow synchronous updating of any combination of channels. The select bits command the loading of the DAC register from the input register of each channel. Set the select bit $M = 1$ to load the DAC register "_" with data from the input register "_", where $\frac{1}{2}$ is replaced with A, B, or C and so on through H, depending on the selected channel. Setting the select bit $M = 0$ results in no action for that channel (Table 6).

Select Bits Programming Example:

To load DAC register B from input register B while keeping other channels (A, C–H) unchanged, set MB = 1 and $M = 0$ (Table 7).

Table 3. Load Input Register A from Shift Register

Table 4. Load Input Registers (A–H) from Shift Register

Table 5. Load Input Registers (A–H) and DAC Registers (A–H) from Shift Register

Table 6. Select Bits (M_)

 $X = Don't care$

Table 7. Select Bits Programming Example

 $X = Don't care.$

Shutdown-Mode Bits (PD_0, PD_1)

Use the shutdown-mode bits and control bits to shut down each DAC independently. The shutdownmode bits determine the output state of the selected channels. The shutdown-control bits put the selected channels into shutdown-mode. To select the shutdown mode for DACA–DACH, set PD_0 and PD_1 according to Table 8 (where "_" is replaced with one of the selected channels (A–H)). The three possible states for unitygain versions are 1) normal operation, 2) shutdown with

Table 8. Shutdown-Mode Bits

1kΩ output impedance, and 3) shutdown with 100kΩ output impedance. The three possible states for forcesense versions are 1) normal operation, 2) shutdown with 1kΩ output impedance, and 3) shutdown with the output in a high-impedance state. Tables 9 and 10 show the commands for writing to the shutdown-mode bits. Table 11 shows the commands for writing the shutdown-control bits. This command is required to put the selected channels into shutdown.

Always write the shutdown-mode-bits command first and then write the shutdown-control-bits command to properly shut down the selected channels. The shutdown-control-bits command can be written at any time after the shutdown-mode-bits command. It does not have to immediately follow the shutdown-mode-bits command.

Settling-Time-Mode Bits (SPD_)

The settling-time-mode bits select the settling time (FAST mode or SLOW mode) of the MAX5590–MAX5595. Set SPD_ = 1 to select FAST mode or set SPD_ = 0 to select SLOW mode, where "_" is replaced by A, B, or C and so on through H, depending on the selected channel (Table 12). FAST mode provides a 3µs maximum settling time, and SLOW mode provides a 6µs maximum settling time.

Table 9. Shutdown-Mode Write Command (DACA–DACD)

 $X = Don't care.$

Table 10. Shutdown-Mode Write Command (DACE–DACH)

 $X = Don't care.$

Table 11. Shutdown-Control-Bits Write Command

 $X = Don't care.$

Table 12. Settling-Time-Mode Write Command

MAXIM

Settling-Time-Mode Write Example:

To configure DACA and DACD into FAST mode and DACB and DACC into SLOW mode, use the command in Table 13.

To read back the settling-time-mode bits, use the command in Table 14.

CPOL and CPHA Control Bits

The CPOL and CPHA control bits of the MAX5590–MAX5595 are defined the same as the CPOL and CPHA bits in the SPI standard. Set the DAC's CPOL and CPHA bits to $CPOL = 0$ and $CPHA = 0$ or $CPOL = 1$ and $CPHA = 1$ for MICROWIRE and SPI applications requiring the clocking of data in on the ris-

ing edge of SCLK. Set the DAC's CPOL and CPHA bits to $CPOL = 0$ and $CPHA = 1$ or $CPOL = 1$ and $CPHA =$ 0 for DSP and SPI applications, requiring the clocking of data in on the falling edge of SCLK (refer to the Programmer's Handbook and see Table 15 for details). At power-up, if $\overline{DSP} = DVDD$, the default value of CPHA is zero and if $\overline{\text{DSP}}$ = DGND, the default value of CPHA is one. The default value of CPOL is zero at power-up.

To write to the CPOL and CPHA bits, use the command in Table 16.

To read back the device's CPOL and CPHA bits, use the command in Table 17.

 $X = Don't care.$

Table 14. Settling-Time-Mode Read Command

 $X = Don't care.$

Table 15. CPOL and CPHA Bits

Table 16. CPOL and CPHA Write Command

 $X = Don't care.$

Table 17. CPOL and CPHA Read Command

 $X = Don't care.$

$$
N\setminus N\setminus N\setminus N
$$

UPIO Bits (UPSL1, UPSL2, UP0–UP3)

The MAX5590–MAX5595 provide two user-programmable input/output (UPIO) ports: UPIO1 and UPIO2. These ports have 15 possible configurations, as shown in Table 22. UPIO1 and UPIO2 can be programmed independently or simultaneously by writing to the UPSL1, UPSL2, and UP0–UP3 bits (Table 18).

Table 19 shows how UPIO1 and UPIO2 are selected for configuration. The UP0–UP3 bits select the desired functions for UPIO1 and/or UPIO2 (Table 22).

UPIO Programming Example:

To set only UPIO1 as LDAC and leave UPIO2 unchanged, use the command in Table 20.

The UPIO selection and configuration bits can be read back from the MAX5590–MAX5595 when UPIO1 or UPIO2 is configured as a DOUTRB output. Table 21 shows the read-back data format for the UPIO bits. Writing the command in Table 21 initiates a read operation of the UPIO bits. The data is clocked out starting on the ninth clock cycle of the sequence. Bits UP3-2 through UP0-2 provide the UP3–UP0 configuration bits for UPIO2 (Table 22), and bits UP3-1 through UP0-1 provide the UP3–UP0 configuration bits for UPIO1.

Table 18. UPIO Write Command

 $X = Don't care.$

Table 19. UPIO Selection Bits (UPSL1 and UPSL2)

Table 20. UPIO Programming Example

 $X = Don't care.$

Table 21. UPIO Read Command

 $X = Don't care.$

UPIO Configuration

Table 22 lists the possible configurations for UPIO1 and UPIO2. UPIO1 and UPIO2 use the selected function when configured by the UP3–UP0 configuration bits.

LDAC

LDAC controls the loading of the DAC registers. When LDAC is high, the DAC registers are latched, and any change in the input registers does not affect the contents of the DAC registers or the DAC outputs. When LDAC is low, the DAC registers are transparent, and the values stored in the input registers are fed directly to the DAC registers, and the DAC outputs are updated.

Drive LDAC low to asynchronously load the DAC registers from their corresponding input registers (DACs that are in shutdown remain shut down). The LDAC input does not require any activity on \overline{CS} , SCLK, or DIN to take effect. If LDAC is brought low coincident with a rising edge of \overline{CS} (which executes a serial command modifying the value of either DAC input register), then LDAC must remain asserted for at least 120ns following the CS rising edge. This requirement applies only for serial commands that modify the value of the DAC input registers. See Figures 5 and 6 for timing details.

Table 22. UPIO Configuration Register Bits (UP3–UP0)

MAXIM

MAX5590–MAX5595

MAX5590-MAX5595

SET**,** MID**,** CLR

The SET, MID, and CLR signals force the DAC outputs to full scale, midscale, or zero scale (Figure 5). These signals cannot be active at the same time.

The active-low $\overline{\text{SET}}$ input forces the DAC outputs to full scale when SET is low. When SET is high, the DAC outputs follow the data in the DAC registers.

The active-low MID input forces the DAC outputs to midscale when MID is low. When MID is high, the DAC outputs follow the data in the DAC registers.

The active-low CLR input forces the DAC outputs to zero scale when CLR is low. When CLR is high, the DAC outputs follow the data in the DAC registers.

If CLR, MID, or SET signals go low during a write command, reload the data to ensure accurate results.

Power-Down Lockout (PDL**)**

The PDL active-low, software-shutdown lockout input overrides (not overwrites) the PD_0 and PD_1 shutdownmode bits. PDL cannot be active at the same time as SHDN1K or SHDN100K (see the Shutdown Mode (SHDN1K, SHDN100K) section).

If the PD_0 and PD_1 bits command the DAC to shut down prior to PDL going low, the DAC returns to shutdown mode immediately after PDL goes high, unless the PD_0 and PD_1 bits were modified through the serial interface in the meantime.

Shutdown Mode (SHDN1K**,** SHDN100K**)**

The SHDN1K and SHDN100K are active-low signals that override (not overwrite) the PD_1 and PD_0 bit settings. For the MAX5590/MAX5592/MAX5594, drive

Figure 5. Asynchronous Signal Timing Figure 6. GPO_ and LDAC Signal Timing

SHDN1K low to select shutdown mode with OUTA– OUTH internally terminated with 1k Ω to ground, or drive SHDN100K low to select shutdown with an internal 100kΩ termination. For the MAX5591/MAX5593/ MAX5595, drive SHDN1K low for shutdown with 1kΩ output termination, or drive SHDN100K low for shutdown with high-impedance outputs.

For proper shutdown, first select a shutdown mode (Table 8), then use the shutdown-control bits as listed in Table 2b.

Data Output (DOUTRB, DOUTDC0, DOUTDC1) UPIO1 and UPIO2 can be configured as serial data outputs, DOUTRB (data out for read back), DOUTDC0 (data out for daisy-chaining, mode 0), and DOUTDC1 (data out for daisy-chaining, mode 1). The differences

between DOUTRB and DOUTDC0 (or DOUTDC1) are as follows:

- The source of read-back data on DOUTRB is the DOUT register. Daisy-chain DOUTDC_ data comes directly from the shift register.
- Read-back data on DOUTRB is only present after a DAC read command. Daisy-chain data is present on DOUTDC_ for any DAC write after the first 16 bits are written.
- The DOUTRB idle state $(\overline{CS} = \text{high})$ for read back is high impedance. Daisy-chain DOUTDC_ idles high when inactive to avoid floating the data input in the next device in the daisy-chain.

See Figures 1 and 2 for timing details.

GPI, GPOL, GPOH

UPIO1 and UPIO2 can each be configured as a general-purpose input (GPI), a general-purpose output low (GPOL), or a general-purpose output high (GPOH).

The GPI can serve to detect interrupts from uPs or microcontrollers. The GPI has three functions:

- 1) Sample the signal at GPI at the time of the read (RTP1 and RTP2).
- 2) Detect whether or not a falling edge has occurred since the last read or reset (LF1 and LF2).
- 3) Detect whether or not a rising edge has occurred since the last read or reset (LR1 and LR2).

RTP1, LF1, and LR1 represent the data read from UPIO1; RTP2, LF2, and LR2 represent the data read from UPIO2.

To issue a read command for the UPIO configured as GPI, use the command in Table 23.

Once the command is issued, RTP1 and RTP2 provide the real-time status (0 or 1) of the inputs at UPIO1 or UPIO2, respectively, at the time of the read. If LF2 or LF1 is one, then a falling edge has occurred on the respective UPIO1 or UPIO2 input since the last read or reset. If LR2 or LR1 is one, then a rising edge has occurred since the last read or reset.

GPOL outputs a constant low, and GPOH outputs a constant high. See Figure 6.

TOGG

Use the TOGG input to toggle the DAC outputs between the values in the input registers and DAC registers. A delay of greater than 100ns from the end of the previous write command is required before the TOGG signal can be correctly switched between the new value and the previously stored value. When $TOGG =$ 0, the output follows the information in the input registers. When $TOGG = 1$, the output follows the information in the DAC register (Figure 5).

FAST

The MAX5590–MAX5595 have two settling-time-mode options: FAST (3µs max) and SLOW (6µs max). To select the FAST mode, drive FAST low, and to select SLOW mode, drive FAST high. This overrides (not overwrites) the SPDA–SPDH bit settings.

Table 23. GPI Read Command

 $X = Don't care.$

Table 24. Unipolar Code Table (Gain = +1)

Figure 7. Unipolar Output Circuit

MAX5590–MAX5595 MAX5590-MAX5595

MAX5590–MAX5595 MAX5590-MAX5595

Applications Information

Unipolar Output

Figure 7 shows the unity-gain MAX5590 in a unipolar output configuration. Table 24 lists the unipolar output codes.

Bipolar Output

The MAX5590 outputs can be configured for bipolar operation, as shown in Figure 8. The output voltage is given by the following equation:

VOUT_ = VREF x (CODE - 2048) / 2048

where CODE represents the numeric value of the DAC's binary input code (0 to 4095 decimal). Table 25 shows digital codes and the corresponding output voltage for the Figure 8 circuit.

Configurable Output Gain

The MAX5591/MAX5593/MAX5595 have force-sense outputs, which provide a direct connection to the inverting terminal of the output op amp, yielding the most flexibility. The force-sense output has the advantage that specific gains can be set externally for a given application. The gain error for the MAX5591/MAX5593/ MAX5595 is specified in a unity-gain configuration (opamp output and inverting terminals connected), and additional gain error results from external resistor tolerances. The force-sense DACs allow many useful circuits to be created with only a few simple external components.

An example of a custom, fixed gain using the MAX5591's force-sense output is shown in Figure 9. In this example, the external reference is set to 1.25V, and the gain is set to +1.1V/V with external discrete resistors to provide an approximate 0 to 1.375V DAC output voltage range.

 $V_{OUT} = [(0.5 \times V_{REF} \times CODE) / 4096] \times [1 + (R2 / R1)]$

where CODE represents the numeric value of the DAC's binary input code (0 to 4095 decimal).

In this example, $R2 = 12kΩ$ and $R1 = 10kΩ$ to set the $gain = 1.1V/V$.

 $V_{\text{OUT}} = [(0.5 \times 1.25V \times \text{CODE}) / 4096] \times 2.2$

Figure 8. Bipolar Output Circuit

Figure 9. Configurable Output Gain

Table 25. Bipolar Code Table (Gain = +1)

Power-Supply and Layout Considerations

Bypass the analog and digital power supplies by using a 10µF capacitor in parallel with a 0.1µF capacitor to AGND and DGND (Figure 10). Minimize lead lengths to reduce lead inductance. Use shielding and/or ferrite beads to further increase isolation.

Digital and AC transient signals coupling to AGND can create noise at the output. Connect AGND to the highest quality ground available. Use proper grounding techniques, such as a multilayer board with a lowinductance ground plane. Wire-wrapped boards and sockets are not recommended. For optimum system performance, use PC boards with separate analog and digital ground planes. Connect the two ground planes together at the low-impedance power-supply source.

Using separate power supplies for AV_{DD} and DV_{DD} improves noise immunity. Connect AGND and DGND at the low-impedance power-supply sources (Figure 11).

Figure 10. Bypassing Power Supplies AV_{DD}, DV_{DD}, and REF

Figure 11. Separate Analog and Digital Power Supplies

Pin Configurations TOP VIEW **+** AV_{DD} 1 28 REF **+** AV_{DD} 1 24 REF 2 AGND 27 PU PU 23 2 AGND OUTA 3 26 OUTH OUTH 22 3 OUTA 4 FBA 25 FBH N.C. 4 **MAXIM** 21 N.C. 21 4 *A A* XI*N* 5 FBB 24 FBG *MAX5590* 20 OUTG *MAX5591* 5 OUTB *MAX5592* 6 OUTB 23 OUTG *MAX5593 MAX5594* 6 OUTC 19 OUTF *MAX5595* 7 OUTC 22 OUTF 18 OUTE 7 OUTD 8 FBC 21 FBF 17 N.C. | 8 | 17 | N.C. FBD 20 FBE 9 CS | 9 16 UPIO2 10 OUTD 19 OUTE SCLK | 10 15 UPIO1 18 UPIO2 CS |11 11 DIN 14 DGND 12 SCLK 17 UPIO1 \overline{DSP} 12 DSP 12 13 DV $_{DD}$ DGND 16

TSSOP

15 DV_{DD}

Selector Guide

TSSOP

PROCESS: BiCMOS

13 DIN 14 DSP

Package Information

Chip Information

For the latest package outline information and land patterns, go to **www.maxim-ic.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

MAX5590-MAX5595 **MAX5590–MAX5595**

MAXM

Revision History

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ____________________ 33

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Maxim Integrated](https://www.mouser.com/maxim-integrated):

 [MAX5590AEUG+](https://www.mouser.com/access/?pn=MAX5590AEUG+) [MAX5591AEUI+](https://www.mouser.com/access/?pn=MAX5591AEUI+) [MAX5590BEUG+](https://www.mouser.com/access/?pn=MAX5590BEUG+) [MAX5590BEUG+T](https://www.mouser.com/access/?pn=MAX5590BEUG+T) [MAX5591BEUI+](https://www.mouser.com/access/?pn=MAX5591BEUI+) [MAX5591BEUI+T](https://www.mouser.com/access/?pn=MAX5591BEUI+T) [MAX5592EUG+](https://www.mouser.com/access/?pn=MAX5592EUG+) [MAX5592EUG+T](https://www.mouser.com/access/?pn=MAX5592EUG+T) [MAX5593EUI+](https://www.mouser.com/access/?pn=MAX5593EUI+) [MAX5593EUI+T](https://www.mouser.com/access/?pn=MAX5593EUI+T) [MAX5594EUG+](https://www.mouser.com/access/?pn=MAX5594EUG+) [MAX5594EUG+T](https://www.mouser.com/access/?pn=MAX5594EUG+T) [MAX5595EUI+](https://www.mouser.com/access/?pn=MAX5595EUI+) [MAX5595EUI+T](https://www.mouser.com/access/?pn=MAX5595EUI+T) [MAX5590AEUG+T](https://www.mouser.com/access/?pn=MAX5590AEUG+T) [MAX5591AEUI+T](https://www.mouser.com/access/?pn=MAX5591AEUI+T)