### **ZSPM9015 Block Diagram**

#### **Typical Applications**

- High-performance gaming motherboards
- Compact blade servers, Vcore and non-Vcore DC-DC converters
- Desktop computers, Vcore and Non-Vcore DC-DC converters
- Workstations
- High-current DC-DC point-of-load converters
- Networking and telecom microprocessor voltage regulators
- Small form-factor voltage regulator modules



### **Ordering Information**



# RENESAS

### **Contents**



# **List of Figures**



# RENESAS



### **List of Tables**



### <span id="page-3-0"></span>**1 IC Characteristics**

#### <span id="page-3-1"></span>**1.1. Absolute Maximum Ratings**

The absolute maximum ratings are stress ratings only. The device might not function or be operable above the recommended operating conditions. Stresses exceeding the absolute maximum ratings might also damage the device. In addition, extended exposure to stresses above the recommended operating conditions might affect device reliability. IDT does not recommend designing to the "Absolute Maximum Ratings."



### <span id="page-4-0"></span>**1.2. Recommended Operating Conditions**

The "Recommended Operating Conditions" table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. IDT does not recommend exceeding them or designing to the "Absolute Maximum Ratings."

<span id="page-4-2"></span>

#### <span id="page-4-1"></span>**1.3. Electrical Parameters**

Note: Performance is guaranteed over the indicated operating temperature range by design and/or characterization tested at  $T_J = T_A = 25^{\circ}$ C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

Typical values are V<sub>IN</sub> = 12V, V<sub>CIN</sub> = 5V, ambient temperature T<sub>AMB</sub> = -10<sup>o</sup>C to +100<sup>o</sup>C unless otherwise noted.





#### <span id="page-6-0"></span>**1.4. Typical Performance Characteristics**

Test conditions:  $V_{IN}=12V$ ,  $V_{OUT}=1.0V$ ,  $V_{CIN}=5V$ ,  $L_{OUT}=250nH$ ,  $T_{AMB}=25°C$ , and natural convection cooling, unless otherwise specified.

<span id="page-6-2"></span><span id="page-6-1"></span>

<span id="page-6-4"></span>0 2 4 6 8 10

**Module Output Current, I<sub>OUT</sub> (A)** 

<span id="page-6-3"></span>0 2 4 6 8 10

**Module Output Current, I<sub>OUT</sub> (A)** 

<span id="page-7-0"></span>





<span id="page-7-4"></span>



<span id="page-7-1"></span>

<span id="page-7-2"></span>

<span id="page-7-3"></span>

<span id="page-7-5"></span>*Figure 1.10 Control Input Current vs. Control Input Voltage*



© 2016 Integrated Device Technology, Inc. 9 January 25, 2016

# <span id="page-8-0"></span>**2 Functional Description**

The ZSPM9015 is a driver-plus-MOSFET module optimized for the synchronous buck converter topology. A single PWM input signal is all that is required to properly drive the high-side and the low-side MOSFETs. It is capable of driving speeds up to 1MHz.



<span id="page-8-2"></span>*Figure 2.1 Block Diagram and Typical Application Circuit with PWM Control* 

### <span id="page-8-1"></span>**2.1. VCIN and Disable (DISB#)**

The VCIN pin is monitored by the under-voltage lockout (UVLO) circuit. When  $V_{\text{CIN}}$  rises above ~4.35V, the driver is enabled. When  $V_{\text{CIN}}$  falls below ~4.1V, the driver is disabled (GH, GL= 0; see [Table 2.1](#page-9-2) and section [4.2\)](#page-16-0).

The driver can also be disabled by pulling the DISB# pin LOW (DISB# <  $V_{IL_DISB#}$ ; see section [1.3\)](#page-4-1), which holds both GL and GH LOW regardless of the PWM input state. The driver can be enabled by raising the DISB# pin voltage HIGH (DISB# >  $V_{H_2DISB#}$ ). It is advisable not to leave the DISB# floating.

<b>UVLO Circuit</b>	DISB#	<b>Driver State</b>	
OΝ	x	Disabled (GH=0, GL=0)	
OFF	Low	Disabled $(GH=0, GL=0)$	
OFF	High	Enabled	
OFF	Open	Disabled $(GH=0, GL=0)$	

<span id="page-9-2"></span>*Table 2.1 UVLO and Disable Logic*

ON = ULVO circuit is active and the driver output is disabled. The output will not respond to the PWM input under any condition.

Off = ULVO is non-active and the output operates normally. The output will respond to the PWM input provided the conditions are correct; e.g., not in thermal shutdown.

#### <span id="page-9-0"></span>**2.2. Thermal Warning Flag (THWN#) and Thermal Shutdown**

The ZSPM9015 provides a thermal warning flag (THWN#) to indicate over-temperature conditions. The thermal warning flag uses an open-drain output that pulls to CGND when the activation temperature (150°C) is reached. The THWN# output returns to the high-impedance state once the temperature falls to the reset temperature (135°C). For use, the THWN# output requires a pull-up resistor, which can be connected to VCIN.

<span id="page-9-1"></span>*Figure 2.2 Thermal Warning Flag (THWN#) Operation* 



If the temperature exceeds 180ºC then the part will enter thermal shutdown and turn off both MOSFETs. Upon the temperature falling below 155ºC, the part will resume operation.

### **2.3. Tri-state PWM Input**

The ZSPM9015 incorporates a tri-state PWM input gate drive design. The tri-state gate drive has both logic HIGH and LOW levels, with a tri-state shutdown voltage window. When the PWM input signal enters and remains within the tri-state voltage window for a defined hold-off time  $(t_{D\ HOLD\text{-}OFF})$ , both GL and GH are pulled LOW. This feature enables the gate drive to shut down both the high and low side MOSFETs using only one control signal. For example, this can be used for phase shedding in multi-phase voltage regulators.

When exiting a valid tri-state condition, the ZSPM9015 follows the PWM input command. If the PWM input goes from tri-state to LOW, the low-side MOSFET is turned on. If the PWM input goes from tri-state to HIGH, the highside MOSFET is turned on, as illustrated in [Figure 2.3.](#page-10-1) The ZSPM9015's design allows for short propagation delays when exiting the tri-state window.



<span id="page-10-1"></span>*Figure 2.3 PWM and Tri-state Timing Diagram* 

### <span id="page-10-0"></span>**2.4. Adaptive Gate Drive Circuit**

The low-side driver (GL) is designed to drive a ground-referenced low  $R_{DS(ON)}$  N-channel MOSFET. The bias voltage for GL is internally connected between VCIN and PGND. The GL output follows the inverse of the PWM input with the exception that it is held LOW under any of the following conditions: a) the driver is disabled (DISB#=0V); b) the PWM signal is held within the tri-state window for longer than the tri-state hold-off time,  $t_{D-HOIDDEF}$ ; or c) specific circuit conditions that occur while in ZCD Mode (see section [2.5](#page-11-0) for further details).

© 2019 Renesas Electronics Corporation and the component of the Technology of the Control of Technology, Inc. 12  $\sim$  12 January 25, 2016



The high-side driver (GH) is designed to drive a floating N-channel MOSFET. The bias voltage for the high-side driver is developed by a bootstrap supply circuit referenced to the switch node (VSWH) pin. This circuit consists of an internal Schottky diode, an external bootstrap capacitor ( $C_{\text{BoOT}}$ ), and the optional  $R_{\text{BOOT}}$  if used. During startup, the VSWH pin is held at PGND, allowing  $C_{\text{BOOT}}$  (see section [3.2\)](#page-13-2) to charge to V<sub>CIN</sub> through the internal diode. When the PWM input goes HIGH, GH begins to charge the gate of Q1, the high-side MOSFET. During this transition, the charge is removed from  $C_{\text{BOOT}}$  and delivered to the gate of Q1. As Q1 turns on,  $V_{SWH}$  rises to  $V_{IN}$ , forcing the BOOT pin to  $V_{IN} + V_{BOOT}$ , which provides sufficient  $V_{GS}$  enhancement for Q1.

To complete the switching cycle, Q1 is turned off by pulling GH to  $V_{SWH}$ . C<sub>BOOT</sub> is then recharged to  $V_{CN}$  when V<sub>SWH</sub> falls to PGND. The GH output follows the PWM input except that it is held LOW when either a) the driver is disabled (DISB#=0V) or b) the PWM signal is held within the tri-state window for longer than the tri-state hold-off  $time$ ,  $tn$  HOLDOFF.

The ZSPM9015 design ensures minimum MOSFET dead time while eliminating potential shoot-through (crossconduction) currents. It achieves this by monitoring the state of the MOSFETs and adjusts the gate drive adaptively to prevent simultaneous conduction.

When the PWM input goes HIGH, the gate of the low side MOSFET (GL pin) will go low after a propagation delay. The time it takes for the low side MOSFET to turn off is dependent on the gate charge on the low side MOSFET gate. The ZSPM9015 monitors the gate voltage of both MOSFETs to determine the conduction status of the MOSFETs. Once the low-side MOSFET is turned off, an internal timer will delay the turn on of the high-side MOSFET. Similarly, when the PWM input pin goes low, the converse occurs.

#### <span id="page-11-0"></span>**2.5. Zero Current Detection Mode (ZCD\_EN#)**

Zero Current Detection (ZCD) Mode allows higher converter efficiency under light-load conditions.

When the ZCD feature is disabled (ZCD\_EN# is high), the ZSPM9015 will operate in the normal PWM Mode in which the synchronous buck converter works in Synchronous Mode.

If the ZCD\_EN# is set low, then the ZSPM9015 will operate in the ZCD Mode, and in this mode, the ZSPM9015 can prevent discharging of the output capacitors as the filter inductor current attempts reverse current flow. If the PWM goes high, GH will go high after the non-overlap delay time. During this period, the ZCD timer is inactive and thus reset. If the PWM goes low, GL will go high after the non-overlap delay time and stay high for the duration of the ZCD timer ( $t_{ZCD\;DISB}$ ); see section [1.3.](#page-4-1) During this period ZCD operation is disabled. Once this timer has expired, VSWH will be monitored for zero current detection and GL will go low if a zero-current condition is detected. The ZCD threshold (see section [1.3\)](#page-4-1) on VSWH to determine zero current undergoes an auto-calibration cycle every time DISB# is brought from LOW to HIGH. This auto-calibration cycle takes 25µs to complete.

<b>PWM Input</b>	<b>ZCD Status</b>	<b>GH</b>	GL
High	ZCD timer is reset (inactive)	High	Low
Low	Positive inductor current	Low	High
Low	Zero inductor current	Low	Low
Tri-state		Low	Low

<span id="page-11-1"></span>*Table 2.2 ZCD Mode Operation (ZCD\_EN# = LOW) and Switch States*

<span id="page-12-0"></span>*Figure 2.4 ZCD\_EN# Timing Diagram*

Se[e Figure 2.3](#page-10-1) for the definitions of the timing parameters.



# <span id="page-13-0"></span>**3 Application Design**

### <span id="page-13-1"></span>**3.1. Supply Capacitor Selection**

For the supply input (VCIN), a local ceramic bypass capacitor  $(C_{CVM})$  is required to reduce noise and is used to supply the peak transient currents during gate drive switching action. Recommendation: use at a 1µF to 4.7µF capacitor with an X7R or X5R dielectric. Keep this capacitor close to the VCIN pin, and connect it to the CGND ground plane with vias.

#### <span id="page-13-2"></span>**3.2. Bootstrap Circuit**

The bootstrap circuit uses a charge storage capacitor ( $C_{\text{BoOT}}$ ), as shown in [Figure 3.1.](#page-13-3) A bootstrap capacitance of 100nF using a X7R or X5R capacitor is typically adequate. A series bootstrap resistor might be needed for specific applications to improve switching noise immunity. The boot resistor might be required when operating with  $V_{IN}$  above 15V, and it is effective at controlling the high-side MOSFET turn-on slew rate and  $V_{SWH}$  overshoot. Typically, R<sub>BOOT</sub> values from 0.5 $\Omega$  to 3.0 $\Omega$  are effective in reducing V<sub>SWH</sub> overshoot.

<span id="page-13-3"></span>



#### <span id="page-14-1"></span><span id="page-14-0"></span>**3.3. Power Loss and Efficiency Testing Procedures**

The circuit in [Figure 3.1](#page-13-3) has been used to measure power losses in the following example. The efficiency has been calculated based on the equations [\(1\)](#page-14-1) through [\(7\).](#page-14-2)

#### **Power loss calculations in Watts:**

$$
P_{IN} = (V_{IN} * I_{IN}) + (V_{SV} * I_{SV})
$$
\n(1)

$$
P_{SW} = (V_{SW} * I_{OUT})
$$
 (2)

$$
P_{OUT} = (V_{OUT} * I_{OUT})
$$
 (3)

$$
P_{\text{Loss\_module}} = (P_{\text{IN}} - P_{\text{SW}})
$$
\n(4)

$$
P_{\text{LOSS}\_\text{BOARD}} = (P_{\text{IN}} - P_{\text{OUT}}) \tag{5}
$$

#### **Efficiency calculations:**

$$
EFF_{MODULE} = \left(100 * \frac{P_{SW}}{P_{IN}}\right) \% \tag{6}
$$

<span id="page-14-2"></span>
$$
EFF_{BOARD} = \left(100 * \frac{P_{OUT}}{P_{IN}}\right) \% \tag{7}
$$

### <span id="page-15-0"></span>**4 Pin Configuration and Package**

#### <span id="page-15-1"></span>**4.1. Available Packages**

The ZSPM9015 is available in a 40-lead clip-bond QFN package. The pin-out is shown in [Figure 4.1.](#page-15-2) See [Figure 4.2](#page-17-1) for the mechanical drawing of the package.



<span id="page-15-2"></span>

#### <span id="page-16-0"></span>**4.2. Pin Description**



#### <span id="page-17-0"></span>**4.3. Package Dimensions**

<span id="page-17-1"></span>



# <span id="page-18-0"></span>**5 Circuit Board Layout Considerations**

[Figure 5.1](#page-19-1) provides an example of a proper layout for the ZSPM9015 and critical components. All of the highcurrent paths, such as the V<sub>IN</sub>, V<sub>SWH</sub>, V<sub>OUT</sub>, and GND copper traces, should be short and wide for low inductance and resistance. This technique achieves a more stable and evenly distributed current flow, along with enhanced heat radiation and system performance.

The following guidelines are recommendations for the printed circuit board (PCB) designer:

- 1. Input ceramic bypass capacitors must be placed close to the VIN and PGND pins. This helps reduce the highcurrent power loop inductance and the input current ripple induced by the power MOSFET switching operation.
- 2. The  $V<sub>SWH</sub>$  copper trace serves two purposes. In addition to being the high-frequency current path from the DrMOS package to the output inductor, it also serves as a heat sink for the low-side MOSFET in the DrMOS package. The trace should be short and wide enough to present a low-impedance path for the highfrequency, high-current flow between the DrMOS and inductor to minimize losses and DrMOS temperature rise. Note that the VSWH node is a high-voltage and high-frequency switching node with a high noise potential. Care should be taken to minimize coupling to adjacent traces. Since this copper trace also acts as a heat sink for the lower MOSFET, the designer must balance using the largest area possible to improve DrMOS cooling with maintaining acceptable noise emission.
- 3. Locate the output inductor close to the ZSPM9015 to minimize the power loss due to the VSWH copper trace. Care should also be taken so that the inductor dissipation does not heat the DrMOS.
- 4. The power MOSFETs used in the output stage are effective for minimizing ringing due to fast switching. In most cases, no VSWH snubber is required. If a snubber is used, it should be placed close to the VSWH and PGND pins. The resistor and capacitor must be the proper size for the power dissipation.
- 5. VCIN and BOOT capacitors should be placed as close as possible the VCIN-to-CGND and BOOT-to-PHASE pin pairs to ensure clean and stable power. Routing width and length should be considered as well.
- 6. The layout should include a placeholder to insert a small-value series boot resistor ( $R_{\text{BOOT}}$ ) between the boot capacitor ( $C_{\text{BOOT}}$ ) and the ZSPM9015 BOOT pin. The boot-loop size, including  $R_{\text{BOOT}}$  and  $C_{\text{BOOT}}$ , should be as small as possible. The boot resistor may be required when operating with  $V_{\text{IN}}$  above 15V. The boot resistor is effective for controlling the high-side MOSFET turn-on slew rate and  $V_{SWH}$  overshoot. R<sub>BOOT</sub> can improve the operating noise margin in synchronous buck designs that might have noise issues due to ground bounce or high positive and negative  $V_{SWH}$  ringing. However, inserting a boot resistance lowers the DrMOS efficiency. Efficiency versus noise trade-offs must be considered. R<sub>BOOT</sub> values from 0.5Ω to 3.0Ω are typically effective in reducing  $V_{SWH}$  overshoot.
- 7. The VIN and PGND pins handle large current transients with frequency components greater than 100MHz. If possible, these pins should be connected directly to the VIN and board GND planes. Important: the use of thermal relief traces in series with these pins is discouraged since this adds inductance to the power path. Added inductance in series with the VIN or PGND pin degrades system noise immunity by increasing positive and negative  $V<sub>SWH</sub>$  ringing.
- 8. Connect the CGND pad and PGND pins to the GND plane copper with multiple vias for stable grounding. Poor grounding can create a noise transient offset voltage level between CGND and PGND. This could lead to faulty operation of the gate driver and MOSFETs.

<sup>© 2019</sup> Renesas Electronics Corporation and the community of the Corporation and Device Technology, Inc. 20 January 25, 2016



- 9. Ringing at the BOOT pin is most effectively controlled by close placement of the boot capacitor. Do not add an additional BOOT to PGND capacitor; this could lead to excess current flow through the BOOT diode.
- 10. It is advisable not to float the ZCD\_EN# and DISB# pins.
- 11. Use multiple vias on each copper area to interconnect top, inner, and bottom layers to help distribute current flow and heat conduction. Vias should be relatively large and of reasonably low inductance. Critical highfrequency components, such as  $_{RBOOT}$ ,  $_{CBOOT}$ , RC snubber, and bypass capacitors, should be located as close to the respective ZSPM9015 module pins as possible on the top layer of the PCB. If this is not feasible, they can be connected from the backside through a network of low-inductance vias.



<span id="page-19-1"></span>*Figure 5.1 PCB Layout Example* 

### <span id="page-19-0"></span>**6 Glossary**



# <span id="page-20-0"></span>**7 Ordering Information**



### <span id="page-20-1"></span>**8 Related Documents**



Visit IDT's website [www.IDT.com](http://www.idt.com/) or contact your nearest sales office for the latest version of these documents.

# <span id="page-20-2"></span>**9 Document Revision History**



#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

[For further information on a product, technology, the most](https://www.renesas.com/contact/)  up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Renesas Electronics](https://www.mouser.com/idt): [ZSPM9015ZI1R](https://www.mouser.com/access/?pn=ZSPM9015ZI1R)